/W	
avg = 20,5	5tder = 4.7

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

1	3	/4
2	2	/8
3	4	17
4	10	/ 11

6.004 Computation Structures Fall 2011

Quiz #2: October 14, 2011

Jame AN I A	71	Athena login n	ame Score
Michael P	lasmeler	the plaz	19
□ WF 10 □ Y	ma, 34-303	WF1 F an	David, 36-155 ☐ WF 2 ☐ WF 3
otes:	not an	They to a	litter
	YOUR NAME, ATHENA Ne problems on this quiz.	AME, and MARK YOUR	R SECTION ABOVE
quiz pages. Feel fre	ence materials and/or extra e to use page backs as scra ovided for each question.		
oblem 1 (4 points): Q	uickies and Trickies		
(B) MetaSure, Inc ac	Is their claim plate divertises a 2-input device the asynchronous positive trans	nusible? Circle one: YES	ive transition on its output
	Is their claim pla	usible? Circle one: YES	NO Can't Tell
F1			
two inputs to F a	constructed using a 7-state F are two of the three state bits e output is the only output of might exhibit?	of S, the single input to S s f M. What can you say abo	erves as the only input to ut the maximum number
	Maximum number of	-4-4 C NA (44 24 4-11	27. (5) (5) at (2)
		states for M (or "can't tell):
	(On + (Clue q + A)	states for M (or "can't tell	UD Ecanttell


6.004 Fall 2011

-1 of 5-

15 25


New Latency: ____; Throughput:

Quiz #2



Problem 2 (8 points): Latches Revisited


Untel, Inc is a startup exploring a new gate technology that has hired you as a consultant. They have learned how to make reliable, lenient AND gates, OR gates, and inverters, but don't yet have a cell library offering devices like multiplexors. Their current crisis, for which they need your help, is the design of a reliable latch.



The Untel engineers vaguely remember a 6.004 lecture showing how to make a latch using a lenient multiplexor (as shown to the left), and reason that they can make a latch at least as good starting from AND/OR/inverter logic.

Umm never a good assurption

There are three different proposals being considered:



The Untel CTO shows you the diagrams, and asks you characterize each as

- · BAD, meaning it doesn't work reliably;
- GOOD, meaning that it works reliably (given appropriate dynamic discipline rules); or
- OBESE, meaning that it works but uses more gates than necessary.

(A) (6 points) Characterize each of the above proposals.

Proposal A (circle one): BAD ... GOOD ... OBESE


Proposal B (circle one): (BAD) ... GOOD ... OBESE


Proposal C (circle one): (BAD) ... GOOD ... OBESE

The Untel engineers listen carefully to your advice, and eventually design a latch design along with an informal argument (similar to that given in lecture) that the latch works properly. The remaining project is to specify minimal setup and hold times for the latch that guarantee its proper operation. While the analysis in lecture derived these specifications from the propagation delay of the multiplexor used there to build the latch, the Untel engineers must use the propagation delays of the AND/OR/invert gates, each of which is 1 nanosecond. Assume the contamination delay of the gates is zero.

(B) (2 points)	Give appropriate setup and hold time specification	ations for a latch built using	the above	
component	s. [HINT: This requires careful analysis!]	,	0 1	
$C_{\mathbf{q}}$	so I must work"	Setup time:	5 ns	67
	not thinking eight abt ally	Hold time:	/ ns	
6.004 Fall 2011	not thinking eight abt ally -when does it matter -2 of 5-		Quiz #2	

(Scratch copies of diagrams)






Problem 3 (7 points): High Fives

The Professor who supervises your UROP project has designed an FSM that determines the remainder modulo 5 of an arbitrary binary number. The FSM has a three-bit output, R₂R₁R₀, which is initially 000. As successive bits of the number are entered left-to-right, the outputs change to reflect the modulo 5 value of the number entered thus far. For example, if the input sequence were 010101, the outputs observed in consecutive clock cycles would be 000, 000, 001, 010, 000, 000, 001.

The Professor's design is shown to the left. Of course, since he's a Professor, it contains no errors. However, his absent mindedness ("I've got a mind like a steel whatchamacallit") has led to omission of some important detail.




He has cleverly designed the FSM so that its three state bits are precisely the R₂R₁R₀ output bits, and has marked most states with their outputs. Note that the initial state, S0, is marked with the outputs 000. and is the state of the machine when the number entered thus far is zero mod 5. Each of the other states Si has the three-bit binary value of i as its output, and corresponds to the entry of a number whose value modulo 5 is i.

(A) (4 points) Complete the above diagram by filling in the two missing output values and the two missing state transitions. Be sure to mark each of the transitions you add with an appropriate input value causing that transition.


Wello popless. (Complete above diagram)

You are asked to implement the FSM using the diagram shown to the left, involving a ROM having propagation and contamination delays of 8ns and 1ns, and a register whose propagation and contamination delays are 4ns and zero, and whose setup and hold times are 3ns and 1ns, respectively.




Problem 4 (11 points): Addplex, Inc

You've been hired by Addplex, a startup specializing in adders capable of summing an entire column of binary numbers as a single operation. Until you came on board, they had no engineers, but had a number of customers for combinational devices capable of adding Nk-bit numbers together for various values of N and k. You need to quickly design products to satisfy this demand. You remember the full adder device you designed in lab 2 (symbol shown to the right); fortunately, Addplex has a large inventory of these on hand.



N=4 K=4

You begin by tackling the problem of designing combinational circuit that adds four 4-bit binary numbers, producing a 4-bit binary result. Your approach is to combine three copies of the 4-bit adder you built in lab 2. and combine them as shown below:



You connect the low-order carry inputs to 0, and simply ignore the high-order carry outputs.

Note that the four 4-bit inputs are designated A[3:0], B[3:0], C[3:0], and D[3:0].

You learn that the propagation delay of each full adder module is 1 nanosecond.

(A) (1 point) What is the propagation delay of the above adder?

Etpe along Citical (max Propagation delay of above adder: _

You consider generalizing this approach to add N k-bit binary numbers for arbitrary values of N and k. You are particularly interested in the asymptotic cost and performance characteristics of the adder as N and k become large, and recall the $\Theta(...)$ notation that abstracts out additive and multiplicative constants.


(B) (2 points) Using Θ(...) notation, give asymptotic latency and hardware cost of an adder constructed as above capable of adding N k-bit quantities. Give simplest possible expressions in N and k.

Asymptotic latency of N by k adder: Θ


adder: ⊖(Nok ✓

([V-1]) | Quiz #2

Asymptotic hardware cost of N by k adder: Θ



Next, you turn to the problem of pipelining your adders for maximum throughput. You start by pipelining your 4x4 combinational adder, using ideal (zero-delay) registers inserted at strategic positions:



(C) (5 points) Indicate, on the above diagram, register locations for a maximum-throughput pipelined implementation of the 4 by 4 adder. You may indicate locations by drawing contours marking appropriate pipeline stage boundaries. Use the minimum number of registers necessary to maximize throughput; remember to put registers on all outputs.

(mark register locations on the above diagram)

Finally, consider generalizing the pipelined adder to add N k-bit numbers.

(D) (3 points) Using Θ (...) notation, give asymptotic latency, throughput, and hardware cost of a pipelined adder capable of adding N k-bit quantities. Give simplest possible expressions in N and

Asymptotic latency of N by k adder: Θ (

Asymptotic throughput of N by k adder: Θ (

Asymptotic hardware cost of N by k adder: Θ

END OF QUIZ!

6.004 Fall 2011

(back of page 5)

Quiz #2

1	/4
2	/8
3	/7
4	/ 11
riginaliza	ri.

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE


6.004 Computation Structures Fall 2011

Quiz #2: October 14, 2011

Name So	lutions	all translatering self	Athena login no	ame Score
Brad, 26-322 □ WF 10 □ WF 11	Silvina, 34-303 ☐ WF 11 ☐ ₩7-12	Li-Shinan 3: 201	Chris, 34-303 ☐ WF 1 ☐ WF 2	David, 36-155 ☐ WF 2 ☐ WF 3
Notes:				
	LL IN YOUR NAM ing on the problems	E, ATHENA NAME, on this quiz.	and MARK YOUR	SECTION ABOVE
quiz pages.		e backs as scratch sp		rovided on the backs of nark your answers on
Problem 1 (4 po	oints): Quickies and	Trickies		
state if t		e is not followed, but t		may enter a metastable ble state settles to a valid
	Is	their claim plausible	? Circle one: YES	NO Can't Tel
		input device that claims positive transitions		ve transition on its outpu
	Is	their claim plausible	? Circle one YES	NO Can't Tel
two inpo	uts to F are two of the	three state bits of S, to e only output of M. V	he single input to S s	as components. The only erves as the only input to ut the maximum number
	Maximi	ım number of states	for M (or "can't tell	"):35
(D) A synch clock fr can we	equency by doubling	latency of L and thro	ughput of T. If we fir e stages, what revised	nd a way to double the I latency and throughput
		New Lat	ency:; T	Throughput: 2*T


Problem 2 (8 points): Latches Revisited

Untel, Inc is a startup exploring a new gate technology that has hired you as a consultant. They have learned how to make reliable, lenient AND gates, OR gates, and inverters, but don't yet have a cell library offering devices like multiplexors. Their current crisis, for which they need your help, is the design of a reliable latch.



The Untel engineers vaguely remember a 6.004 lecture showing how to make a latch using a lenient multiplexor (as shown to the right), and reason that they can make a latch at least as good starting from AND/OR/inverter logic.

There are three different proposals being considered:



The Untel CTO shows you the diagrams, and asks you characterize each as

- · BAD, meaning it doesn't work reliably;
- GOOD, meaning that it works reliably (given appropriate dynamic discipline rules); or
- OBESE, meaning that it works but uses more gates than necessary.
- (A) (6 points) Characterize each of the above proposals.

A is just nonsense.

B uses a non-lenient MUX.

C uses a lenient MUX, and works.

Proposal A (circle one): BAD ... GOOD ... OBESE

Proposal B (circle one): BAD ... GOOD ... OBESE

Proposal C (circle one): BAD ... GOOD ... OBESE

The Untel engineers listen carefully to your advice, and eventually design a latch design along with an informal argument (similar to that given in lecture) that the latch works properly. The remaining project is to specify minimal setup and hold times for the latch that guarantee its proper operation. While the analysis in lecture derived these specifications from the propagation delay of the multiplexor used there to build the latch, the Untel engineers must use the propagation delays of the AND/OR/invert gates, each of which is 1 nanosecond. Assume the contamination delay of the gates is zero.

(B) (2 points) Give appropriate setup and hold time specifications for components. [HINT: This requires careful analysis!] Looking at Proposal C:	a latch built usin	g the abov	re
G=1: D must force 2 inputs of lenient OR to be stable & valid for 1ns to guarantee OR's output when G is changed.	Setup time: _	4	_
G_0: Connot change D until GD value has provided a stable input to	Hold time:	3	

G=0: Cannot change D until GD value has provided a stable input to the OR for 1 ns


this was a disaster

ns

Problem 3 (7 points): High Fives

The Professor who supervises your UROP project has designed an FSM that determines the remainder modulo 5 of an arbitrary binary number. The FSM has a three-bit output, $R_2R_1R_0$, which is initially 000. As successive bits of the number are entered left-to-right, the outputs change to reflect the modulo 5 value of the number entered thus far. For example, if the input sequence were 010101, the outputs observed in consecutive clock cycles would be 000, 000, 001, 010, 000, 000, 001.

The Professor's design is shown to the left. Of course, since he's a Professor, it contains no errors. However, his absent mindedness ("I've got a mind like a steel whatchamacallit") has led to omission of some important detail.




He has cleverly designed the FSM so that its three state bits are precisely the $R_2R_1R_0$ output bits, and has marked most states with their outputs. Note that the initial state, S0, is marked with the outputs 000. and is the state of the machine when the number entered thus far is zero mod 5. Each of the other states Si has the three-bit binary value of i as its output, and corresponds to the entry of a number whose value modulo 5 is i.

(A) (4 points) Complete the above diagram by filling in the two missing output values and the two missing state transitions. Be sure to mark each of the transitions you add with an appropriate input value causing that transition.

(Complete above diagram)

You are asked to implement the FSM using the diagram shown to the left, involving a ROM having propagation and contamination delays of 8ns and 1ns, and a register whose propagation delay is 4ns and whose setup and hold times are 3ns and 1ns, respectively.



(B) (1 point) What is the minimum clock period that can be applied to this FSM?

Minimum clock period: 15 ns


(C) (2 points) What is the setup and hold time requirements on the input to this FSM?

Setup time: _____11 ns


Hold time: _____0 ___ns

Problem 4 (11 points): Addplex, Inc

You've been hired by Addplex, a startup specializing in adders capable of summing an entire column of binary numbers as a single operation. Until you came on board, they had no engineers, but had a number of customers for combinational devices capable of adding N k-bit numbers together for various values of N and k. You need to quickly design products to satisfy this demand. You remember the full adder device you designed in lab 2 (symbol shown to the right); fortunately, Addplex has a large inventory of these on hand.



You begin by tackling the problem of designing combinational circuit that adds four 4-bit binary numbers, producing a 4-bit binary result. Your approach is to combine three copies of the 4-bit adder you built in lab 2. and combine them as shown below:



You connect the low-order carry inputs to 0, and simply ignore the high-order carry outputs.

Note that the four 4-bit inputs are designated A[3:0], B[3:0], C[3:0], and D[3:0].

You learn that the propagation delay of each full adder module is 1 nanosecond.

(A) (1 point) What is the propagation delay of the above adder?

Propagation delay of above adder: ______ns


You consider generalizing this approach to add N k-bit binary numbers for arbitrary values of N and k. You are particularly interested in the asymptotic cost and performance characteristics of the adder as N and k become large, and recall the $\Theta(...)$ notation that abstracts out additive and multiplicative constants.

(B) (2 points) Using $\Theta(...)$ notation, give asymptotic latency and hardware cost of an adder constructed as above capable of adding N k-bit quantities. Give simplest possible expressions in N and k.

Asymptotic latency of N by k adder: $\Theta(N + k)$

Asymptotic hardware cost of N by k adder: $\Theta(\underline{\mathbb{N} * k})$

Next, you turn to the problem of pipelining your adders for maximum throughput. You start by pipelining your 4x4 combinational adder, using ideal (zero-delay) registers inserted at strategic positions:



(C) (5 points) Indicate, on the above diagram, register locations for a maximum-throughput pipelined implementation of the 4 by 4 adder. You may indicate locations by drawing contours marking appropriate pipeline stage boundaries. Use the minimum number of registers necessary to maximize throughput; remember to put registers on all outputs.

(mark register locations on the above diagram)

Finally, consider generalizing the pipelined adder to add N k-bit numbers.


(D) (3 points) Using $\Theta(...)$ notation, give asymptotic latency, throughput, and hardware cost of a pipelined adder capable of adding N k-bit quantities. Give simplest possible expressions in N and k


Asymptotic latency of N by k adder: $\Theta(\underline{N+k})$


Asymptotic throughput of N by k adder: $\Theta(\underline{\hspace{1cm}})$


Asymptotic hardware cost of N by k adder: $\Theta(N * k)$

END OF QUIZ!









Some Perennial Favorites...

FSM₈₃₇

modulo 3 counter

FSM₁₀₇₇

4-bit counter

FSM₁₅₃₇

lock for 6.004 Lab

FSM₈₉₁₄₃

Steve's digital watch

FSM₂₂₆₉₈₄₆₉₈₈₄

Intel Pentium CPU - rev 1

FSM₇₈₄₃₆₂₇₈₃

Intel Pentium CPU - rev 2

FSM₇₂₆₉₈₄₃₆₅₆₃₇₈₃

Theed to define

Intel Pentium II CPU - more feature

Reality: The integer indexes of actual FSMs are much bigger than the examples above. They must include enough information to constitute a complete description of each device's unique structure.



6.004 - Fall 2011

10/13

L10 - Models of Computation 5

Models of Computation

The roots of computer science stem from the study of many alternative mathematical "models" of computation, and study of the classes of Computed computations they could represent.

An elusive goal was to find an "ultimate" model, capable of representing all practical computations...

switches

· aates

· combinational logic

· memories

FSMs

netore

We've got FSMs ...

what else do we need?

6.004 - Fall 2011


Are FSMs the ultimate digital computing device?

10/13

L10 - Models of Computation 6

FSM Limitations

Despite their usefulness and flexibility, there exist common problems that cannot be computed by FSMs. For instance:



Checker

Well-formed Parentheses Checker:

Given any string of coded left & right parens, outputs 1 if it is balanced, else O.

Simple, easy to describe.

Is this device equivalent to one of our enumerated FSMs???

NO!

6.004 - Fall 2011

PROBLEM: Requires ARBITRARILY many states, depending on input. Must "COUNT" unmatched LEFT parens. An FSM can only keep track of a finite number of unmatched parens: for every FSM, we can find a string it can't check.

I know how to fix that! Alan Turing


Big Idea #2:

Turing Machines

Alan Turing was one of a group of researchers studying alternative models of computation.

He proposed a conceptual model consisting of an FSM combined with an infinite digital tape that could be read and written at each step.

Turing's model (like others of the time) solves the "FINITE" problem of FSMs.



This baby won't run out of memory!



6.004 - Fall 2011

10/13

L10 - Models of Computation 8

A Turing machine Example

Turing Machine Specification

- · Doubly-infinite tape
- · Discrete symbol positions
- Finite alphabet say {0, 1}
- · Control FSM

INPUTS:

Current symbol

OUTPUTS:

write 0/1

move Left/Right

- Initial Starting State (SO)
- · Halt State {Halt}

A Turing machine, like an FSM, can be specified with a truth table. The following Turing Machine implements a unary (base 1) incrementer.

Current State	Input	Next State	Write Tape	Move Tape
50	1	50	1	R
50	0	51	1	L
51	1	51	1	L
51	0	HALT	0	R

1 1 1 0 0	1 1	1	0	0	0	0
-----------	-----	---	---	---	---	---

OK, but how about real computations... like fact(n)?


6.004 - Fall 2011

TMs as Integer Functions Want it to

Turing Machine T, operating on Tape x, where $x = ...b_8b_7b_6b_5b_4b_3b_2b_1b_0$

 $y = T_i[x]$

x: input tape configuration y: output tape configuration






6004 - Fall 2011

Meanwhile. Turing's buddies were busy too ...

L10 - Models of Computation 11

Turing Machine Tapes as Integers

Canonical names for bounded tape configurations:



Alternative models of computation

Turing Machines [Turing]



Recursive Functions [Kleene] F(0,x) = x

F(1+y,x) = 1+F(x,y)

(define (fact n) (... (fact (- n 1))



Kleene

Lambda calculus [Church, Curry, Rosser...]




λχ.λγ.χχ


(lambda(x)(lambda(y)(x (x y))))

Production Systems [Post, Markov]

IF pulse=0 THEN patient=dead

6.004 - Fall 2011





Here's a Lambda Expression that does the same thing...

 $(\lambda(x) \ldots)$

... and here's one that computes the nth root for ANY n!

 $(\lambda(x n) \dots)$

maybe if I gave

away a microwave oven with every Turing Machine.

6004 - Fall 2011



 ${\color{blue} CONTEST:}$ Which model computes more functions?

RESULT: an N-way TIE!

10/13

L10 - Models of Computation 14


Big Idea #3:

Computability

FACT: Each model studied is capable of computing exactly the same set of integer functions!

Proof Technique: Constructions that translate between models

BIG IDEA: Computability, independent of computation scheme chosen



6.004 - Fall 2011

if by Turny maching

Computable Functions

f(x) computable <=> for some k, all x: $f(x) = T_{\kappa}[x] \equiv f_{\kappa}(x)$

Equivalently: f(x) computable on Cray, Pentium, in C, Python, Java, ...

Representation Tricks:

· Multi-argument functions? to compute f_t(x,y), use <x,y> = integer whose even bits come from x, and whose odd bits come from y;

 $f_{\kappa}(x,y) = T_{\kappa}[\langle x,y \rangle]$

- · Data types: Can encode characters, strings, floats, ... as integers.
- Alphabet size: use groups of N bits for 2^N symbols

6.004 - Fall 2011

L10 - Models of Computation 16

Enumeration of Computable functions

Conceptual table of ALL Turing Machine behaviors...

VERTICAL AXIS: Enumeration of TMs (computable functions) HORIZONTAL AXIS: Enumeration of input tapes.

ENTRY AT (n, m): Result of applying mth TM to argument n INTEGER k: TM halts, leaving k on tape.

: TM never halts.

f	f _i (0)	$f_i(1)$	$f_{i}(2)$	 $ f_i(n) $	
f_o	37	23	*	 33	
f ₁	42	*	111	 12	
f_2	*	*	*	 *	
f _m	0	*	831	 f _m (n)	
•••				 	

aren't all well-defined integer functions computable?

NO

there are simply too many integer functions to fit in

10/13

L10 - Models of Computation 18


Simple proof

Why fu is uncomputable

If fu is computable, it is equivalent to some TM (say, Tu):



Then T, (N for "Nasty"), which must be computable if T, is:



Finally, consider giving N as an argument to TN:

T_N[N]: LOOPS if T_N[N] halts; HALTS if TN[N] loops



Tw can't be computable, hence TH can't either!

L10 - Models of Computation 19

Malthy trictions Uncomputable Functions

Unfortunately, not every well-defined integer function is computable. The most famous such function is the so-called Halting function, $f_{\mu}(k, j)$, defined by:

$$f_H(k,j) = 1 \text{ if } T_k[j] \underline{\text{halts}};$$

O otherwise.

 $f_{H}(k,j)$ determines whether the k^{th} TM halts when given a tape containing j.

THEOREM: fu is different from every function in our enumeration of computable functions; hence it cannot be computed by any Turing Machine.

PROOF TECHNIQUE: "Diagonalization" (after Cantor, Gödel)

- If f_H is computable, it is equivalent to some TM (say, T_H).
- Using T_{μ} as a component, we can construct another TM whose behavior differs from every entry in our enumeration and hence must not be computable.
- · Hence fu cannot be computable.

Footnote: Diagonalization

(clever proof technique used by Cantor, Gödel, Turing)

If T_{μ} exists, we can use it to construct T_{ν} . Hence T_{ν} is computable if T_{μ} is. (informally we argue by Church's Thesis; but we can show the actual T, construction, if pressed)

Why T_N can't be computable:

d .	f	f _i (O)	f _i (1)	f _i (2)		f _i (n)	l
y My	fo	曾	23	*		33	.
11.10	f ₁	42	10	111		12	
	f ₂	*	*	1		*	
					1		
	f _m	0	*	831		f _m (n)	
		1 (Down on) 1 (400000000000000000000000000000000000000		-	***

Ty differs from every computable function for at least one argument - along the diagonal of our table. Hence Tu can't be among the entries in our table!

Hence no such TH can be constructed, even in theory.


Computable Functions: A TINY SUBSET of all Integer functions!


6.004 - Fall 2011


10/13

L10 - Models of Computation 20

6.004 - Fall 2011







OK, so there are uncomputable functions - infinitely many of them, in fact.

Here's an interesting candidate to explore: the Universal function, U, defined by

 $U(k,j) = T_k[j]$

Could this be computable???

ratile tape

it sure would be neat to have a . single, generalpurpose machine... how

6.004 - Fall 2011

Cas

SURPRISE! U is computable by a Turing Machine:

 $i \longrightarrow T_U \longrightarrow T_k[j]$ is Comp

In fact, there are infinitely many such machines. Each is capable of performing any computation that can be performed by any TM!

6.004 - Fall 2011

10/13

L10 - Models of Computation 23

Big Idea #4:

Universality

 $i \longrightarrow T_U \longrightarrow T_k[j]$

KEY IDEA: Interpretation.

machines themselves.

Manipulate coded representations of

computing machines, rather than the

What's going on here?

k encodes a "program" – a description of some arbitrary machine.

j encodes the input data to be used.

T_U interprets the program, emulating its processing of the data!

Multiply: The Universal Turing Machine is the paradigm for modern general-purpose computers! (cf. earlier special-purpose computers)

Basic threshold test: Is your machine Turing Universal? If so, it can emulate every other Turing machine!

Remarkably low threshold: UTMs with handfuls of states exist.

· Every modern computer is a UTM (given enough memory)

 To show your machine is Universal: demonstrate that it can emulate some known UTM.

first few were very complex. The

ther simpler

L10 - Models of Computation 24

Launched CS

Coded Algorithms: Key to CS


data vs hardware


Input into ravine into

Algorithms as data: enables COMPILERS: analyze, optimize, transform behavior

 $T_{COMPILER-X-to-Y}[P_X] = P_Y$, such that $T_X[P_X, z] = T_Y[P_Y, z]$

it compiles do





SOFTWARE ENGINEERING: Composition, iteration, abstraction of coded behavior F(x) = g(h(x), p((q(x)))

6.004 - Fall 2011

LANGUAGE DESIGN: Separate specification from implementation

- C, Java, JSIM, Linux, ... all run on X86, Sun, ARM, JVM, CLR, ...
- · Parallel development paths:
 - Language/Software design

· Interpreter/Hardware design

Mortica analysis LIO-Models of Con

. .

The Gates Paradox

AUTHOR KATHARINE GATES RECENTLY ATTEMPTED TO MAKE A CHART OF ALL SEXUAL FETISHES.

LITTLE DID SHE KNOW THAT RUSSELL AND WHITEHEAD HAD ALREADY FAILED AT THIS SAME TASK.

HEY, GÖDEL - WE'RE COMPILING
A COMPREHENSIVE LIST OF FETISHES.
WHAT TURNS YOU ON?

ANYTHING NOT
ON YOUR LIST.

UH...HM.

http://imgs.xkcd.com/comics/fetishes.png

Summary

Formal models (computability, Turing Machines, Universality) provide the basis for modern computer science:

- Fundamental limits (what can't be done, even given plenty of memory and time)
- · Fundamental equivalence of computation models
- · Representation of algorithms as data, rather than machinery
- · Programs, Software, Interpreters, Compilers, ...

They leave many practical dimensions to deal with:

- · Costs: Memory size, Time Performance
- · Programmability

Next step: Design of a practical interpreter!

6.004 - Fall 2011

10/13

L10 - Models of Computation 26

epilogue II:

Gödel's Incompleteness Theorem

explained in words of one syllable

First of all, when I say "proved", what I will mean is "proved with the aid of the whole of math". Now then: two plus two is four, as you well know. And, of course, it can be proved that two plus two is four (proved, that is, with the aid of the whole of math, as I said, though in the case of two plus two, of course we do not need the whole of math to prove that it is four). And, as may not be quite so clear, it can be proved that it can be proved that two plus two is four, as well. And it can be proved that it can be proved that it can be proved that two plus two is four. And so on. In fact, if a claim can be proved, then It can be proved that the claim can be proved. And that too can be proved.

Now: two plus two is not five. And it can be proved that two plus two is not five. And it can be proved that it can be proved that two plus two is not five, and so on.

Thus: It can be proved that two plus two is not five. Can it be proved as well that two plus two is five? It would be a real blow to math, to say the least, if it could be proved that two plus two is five, then it could be proved that two plus two is five, then it could be proved that two plus two is five, and then there would be no claim that could not be proved, and math would be a lot of bunk.

So, we now want to ask, can it be proved that it can't be proved that two plus two is five? Here's the shock: no, it can't. Or to hedge a bit: if it can be proved that it can't be proved that two plus two is five, then it can be proved as well that two plus two is five, and math is a lot of bunk. In fact, if math is not a lot of bunk, then no claim of the form "claim X can't be proved" can be proved.

So, if math is not a lot of bunk, then, though it can't be proved that two plus two is five, it can't be proved that it can't be proved that two plus two is five.


By the way, in case you'd like to know, yes, it can be proved that if it can be proved that it can't be proved that two plus two is five, then it can be proved that two plus two is five.

George Boolos, 1994

1 L10; Models of Computation 28

Hinti If I were taking test tomorrow last thing I would write is Nok

Designing an Instruction Set




6.004 - Fall 2011

10/18

moei*se * 0/17/** 10:06

Instruction Sets 1

Let's Build a Simple Computer



A Programmable Control System

Computing N*(N-1) with this data path is a multi-step process. We can control the processing at each step with an FSM. If we allow different control sequences to be loaded into the control FSM, then we allow the machine to be programmed. $A \leftarrow A \cdot B$ $A \leftarrow A \cdot B$

6.004 - Fall 2011


10/18

hetruction Sets 3

6.004 - Fall 2011

A First Program

10/18




Once more, writing a control program is nothing more than filling in a table:

SN	S _{N+1}	A _{sel}	A _{LE}	B _{sel}	B_{LE}
0	1	1	1	0	1
1	2	0	1	0	0
2	3	0	0	1	1
3	4	0	1	0	0
4	4	0	0	0	0

10/18

An Optimized Program



Some parts of the program can be computed simultaneously:

SN	S _{N+1}	A _{sel}	A _{LE}	B _{sel}	B _{LE}
0	1	1	1	0	1
1	2	0	1	1	1
2	3	0	1	0	0
3	3	0	0	0	0


Instruction Sets 5

Computing Factorial

The advantage of a programmable control system is that we can reconfigure it to compute new functions.

In order to compute N! we will need to add some new <u>logic</u> and an input to our control FSM:

Tuhat input




6.004 - Fall 2011

10/18

Instruction Sets 6

Control Structure for Factorial


10/18



Programmability allows us to reuse data paths to solve new problems. What we need is a general purpose data path, which can be used to efficiently solve most problems as well as an easier way to control it.

Z	5 _N	S _{N+1}	A _{sel}	A _{LE}	B _{sel}	B _{LE}
-	0	1	1	1	0	1
0	1	1	0	1	1	1
1	1	2	0	1	1	1
	2	2	0	0	0	0

A Programmable Engine



Control Asa Boa Au

We've used the same data paths for computing $N^*(N-1)$ and Factorial; there are a variety of other computations we might implement simply by re-programming the control FSM.

Although our little machine is programmable, it falls short of a practical general-purpose computer – and fails the Turing Universality test – for three primary reasons:

- It has very limited storage: it lacks the "expandable" memory resource of a Turing Machine.
- 2. It has a tiny repertoire of operations.
- 3. The "program" is fixed. It lacks the power, e.g., to generate a new program and then execute it.

6.004 - Fall 2011

6.004 - Fall 2011

10/18

Instruction Sets 7

6.004 - Fall 2011


10/18

hetruction Sets 8

A General-Purpose Computer

The von Neumann Model

Many architectural approaches to the general purpose computer have been explored. The one on which nearly all modern, practical computers is based was proposed by John von Neumann in the late 1940s. Its major components are:



The Stored Program Computer

The von Neumann architecture easily addresses the first two limitations of our simple programmable machine example:

Central

Processina

Unit

A richer repertoire of operations, and

· An expandable memory.

But how does it achieve programmability?

Key idea: Memory holds not only data, but coded instructions that make up a program.

instructions of the program ...

CPU fetches and executes - interprets - successive

 Program is simply data for the interpreter – as in a Universal Turing Machine!

 Single expandable resource pool – main memory – constrains both data and program size. Main Memory

instruction
Instruction
Instruction

data
data
data
data


6.004 - Fall 2011

10/18

Instruction Sets 10

Anatomy of a von Neumann Computer

10/18



6.004 - Fall 2011

operations

6.004 - Fall 2011

10/18

Instruction Sets 11

· logic to translate instructions into control

signals for data path

Instruction Sets 9

Instruction Set Architecture

Coding of instructions raises some interesting choices...

- · Tradeoffs: performance, compactness, programmability
- Uniformity. Should different instructions
 - · Be the same size?
 - · Take the same amount of time to execute?
 - > Trend: Uniformity. Affords simplicity, speed, pipelining.
- · Complexity. How many different instructions? What level operations?
 - Level of support for particular software operations: array indexing, procedure calls, "polynomial evaluate", etc
 - > "Reduced Instruction Set Computer" (RISC) philosophy: simple instructions, optimized for speed

Mix of engineering & Art...

Trial (by simulation) is our best technique for making choices!

Instruction

Our representative example: the β architecture!


6.004 - Fall 2011

the 6,004

chiteche

β Programming Model

a representative, simple, contemporary RISC



Fetch/Execute loop:

- fetch Mem[PC]
- $PC = PC + 4^{\dagger}$
- execute fetched instruction
- (may change PC!)
- repeat!

*Even though each memory word is 32-bits wide, for historical reasons the B uses byte memory addresses. Since each word contains four 8-bit bytes, addresses of consecutive words differ by 4.

arithmetic: ADD, SUB, MUL, DIV

boolean: AND, OR, XOR, XNOR

shift: SHL, SHR, SAR

compare: CMPEQ, CMPLT, CMPLE

6004 - Fall 2011


6.004 - Fall 2011

10/18

Instruction Sets 13

B ALU Operations

Sample coded operation: ADD instruction



"Add the contents of ra to the contents of rb; store the result in rc'

Instruction Sets 15

B Instruction Formats

All Beta instructions fit in a single 32-bit word, whose fields encode combinations of

- · a 6-bit OPCODE (specifying one of < 64 operations)
- · several 5-bit OPERAND locations, each one of the 32 registers
- · an embedded 16-bit constant ("literal")

There are two instruction formats:

· Opcode, 3 register operands (2 sources, destination)

OPCODE	r	r _a	r _b	unused.
--------	---	----------------	----------------	---------

· Opcode, 2 register operands, 16-bit literal constant


OPCODE	rc	ra	16-bit signed constant
--------	----	----	------------------------

6.004 - Fall 2011

Instruction Sets 14

β ALU Operations with Constant

ADDC instruction: adds constant, register contents:



ADDC (ra, const, rc):

 $Reg[rc] \leftarrow Reg[ra] + sxt(const)$

"Add the contents of ra to const; store the result in rc"


Similar instructions for other ALU operations:

> arithmetic: ADDC, SUBC, MULC, DIVC compare: CMPEQC, CMPLTC, CMPLEC boolean: ANDC, ORC, XORC, XNORC shift: SHLC, SHRC, SARC

6.004 - Fall 2011

Instruction Sets 16

Do We Need Built-in Constants?



Percentage of the operations that use a constant operand

One way to answer architectural questions is to evaluate the consequences of different choices using <u>carefully chosen</u> representative benchmarks (programs and/or code sequences). Make choices that are "best" according to some metric (cost, performance, ...).

6.004 - Fall 2011

Engineering!

address

Instruction Sets 17

B Loads & Stores

OPCODE r_c r_a 16-bit signed constant

LD (ra, const, rc) Reg[rc] - Mem[Reg[ra] + sxt(const)]

"Fetch into rc the contents of the memory location whose address if C plus the contents of ra $^{\prime}$

Abbreviation: LD (C,rc) for LD (R31,C,rc)

ST(rc,const,ra) Mem[Reg[ra] + sxt(const)]←Reg[rc]

"Store the contents of rc into the memory location whose address is C plus the contents of ${\rm ra}^{\prime\prime}$

Abbreviation: ST (rc,C) for ST (rc,C,R31)

BYTE ADDRESSES, but only 32-bit word accesses to word-aligned addresses are supported. Low two address bits are ignored!

6.004 - Fall 2011

Store

1

Instruction Sets 19

Baby's First Beta Program

(fragment)

Suppose we have N in r1, and want to compute $N^*(N-1)$, leaving the result in r2:

Sob 1 Franc1 Put in 12 SUBC(r1,1,r2) | put N-1 into r2

MUL(r2,r1,r2) | leave N*(N-1) in r2


These two instructions do what our little ad-hoc machine did. Of course, limiting ourselves to registers for storage falls short of our ambitions.... it amounts to the finite storage limitations of an FSM!

Needed: instruction-set support for reading and writing locations in main memory...

6.004 - Fall 2011

10/18

histruction Sets 18



Common "Addressing Modes"

B can do these with appropriate choices for Ra and const

- Absolute: "constant"
 - Value = Mem[constant]
 - Use: accessing static data
- Indirect (aka Register deferred): "(Rx)"
 - Value = Mem[Rea[x]]
 - Use: pointer accesses
- Displacement: "constant(Rx)"
 - Value = Mem[Rea[x] + constant]
 - Use: access to local variables
- Indexed: "(Rx + Ry)"
 - Value = Mem[Reg[x] + Reg[y]]
 - Use: array accesses (base+index)

- Memory indirect: "@(Rx)"
 - Value = Mem[Mem[Rea[x]]]
 - Use: access thru pointer in mem
- · Autoincrement: "(Rx)+"
 - Value = Mem[Reg[x]]; Reg[x]++
 - Use: sequential pointer accesses
- Autodecrement: "-(Rx)"
 - Value = Reg[X]--; Mem[Reg[x]]
 - Use: stack operations
- Scaled: "constant(Rx)[Ry]"

· VARIABLES are allocated

to LD or ST

instructions

constant

storage in main memory

· VARIABLE references translate

OPERATORS translate to ALU

 SMALL CONSTANTS translate to ALU instructions w/ built-in

translate to initialized variables

- Value = Mem[Reg[x] + c + d*Reg[y]]
- Use: array accesses (base+index)

Arah! Is the complexity worth the cost? Need a cost/benefit analysis!

Instruction Sets 21

Capability so far: Expression Evaluation

Translation of an Expression:

int x, y; y = (x-3)*(y+123456)

long(0) long(0)

long (123456)

LD(x, r1) SUBC (r1, 3, r1)

> LD (y, r2) LD(c, r3)

ADD (r2, r3, r2)

MUL (r2, r1, r1)

ST (r1,y)

NB: Here we assume that variable addresses fit into 16 bit constants!

"LARGE" CONSTANTS

Yegh Where Store

Valiable

(efonce

Bad news: can't compute Factorial:


· Only supports bounded-time computations;

· Can't do a loop, e.g. for Factorial!

Needed: ability to change the

Instruction Sets 24

Memory Operands: Usage



Usage of different memory operand modes

6004-Fal 2011

10/18

Instruction Sets 22

Can We Run Every Algorithm?

Model thus far:

- · Executes instructions sequentially -
- · Number of operations executed = number of instructions in our program!



Good news: programs can't "loop forever"!

· Halting problem is solvable for our current Beta subset!

Universal!

6.004 - Fall 2011

6.004 - Fat 2011

Instruction Sets 23

Beta Branch Instructions

The Beta's branch instructions provide a way of conditionally changing the PC to point to some nearby location...

 \dots and, optionally, remembering (in Rc) where we came from (useful for procedure calls).

OPCODE r_c r_a 16-bit signed constant

NB: "offset" is a SIGNED CONSTANT encoded as part of the instruction!

BEQ(ra, label, rc): Branch if equal

BNE (ra, label, rc): Branch if not equal

PC = PC + 4; Reg[rc] = PC; if (REG[ra] == 0) PC = PC + 4*offset; PC = PC + 4; Reg[rc] = PC; if (REG[ra]! = 0)PC = PC + 4*offset;

offset = (label - <addr of BNE/BEQ>)/4 - 1 = up to 32767 instructions before/after BNE/BEQ

6.004 - Fall 2011

10/10

Instruction Sets 25

Summary

- Programmable data paths provide some algorithmic flexibility, just by changing control structure.
- Interesting control structure optimization questions e.g., what operations can be done simultaneously?
- · von Neumann model for general-purpose computation: need
 - · support for sufficiently powerful operation repertoire
 - · Expandable Memory
 - · Interpreter for program stored in memory
- ISA design requires tradeoffs, usually based on benchmark results: art, engineering, evaluation & incremental optimizations
- · Compilation strategy
 - runtime "discipline" for software implementation of a general class of computations
 - Typically enforced by compiler, run-time library, operating system. We'll see more of these!

Now we can do Factorial...

Synopsis (in C):

- · Input in n, output in ans
- · r1, r2 used for temporaries
- follows algorithm of our earlier data paths.

```
int n, ans;
r1 = 1;
r2 = n;
while (r2 != 0) {
   r1 = r1 * r2;
   r2 = r2 - 1
}
ans = r1;
```

Beta code, in assembly language:

```
long (123)
       long(0)
ans:
       ADDC (r31, 1, r1)
                               | r1 = 1
       LD(n, r2)
                               | r2 = n
loop: BEQ(r2, done, r31)
                               | while (r2 != 0)
       MUL(r1, r2, r1)
                               | r1 = r1 * r2
                               | r2 = r2 - 1
       SUBC(r2, 1, r2)
       BEO(r31, loop, r31)
                               | Always branches!
done: ST(r1, ans, r31)
                              | ans = r1
```

6.004 - Fall 2011


10/18

Instruction Sets 26

with table of where to go next?

Like Tring machine

Or a more specific circuit implementation?



1010

points to another nemory area
take the place of registers in assembly largage
Used in trees and standard look up tables
hold entry points for Sub ratines

Research

WP: Pointer - see other sheet

Assembly language - representation of makine code assembler converts to machine instructions
-generally 1 to 1

RISC - reduced instruction set -covier processors good for manually assembly lung programing Processor Register-Small ant of storage in CPU

addressed differently than main memory

So load data from main namery - do operation -Save back to rain memory
Save the frequently accessed items in registers

Locality of Dereterence - Sure value or storage repeditly access

Earitate for caching, prefetching

Stack - The basic ATM LIFO Di structure But for hardware... (see paper)

Basic architecture of a stack

A typical stack is an area of computer memory with a fixed origin and a variable size. Initially the size of the stack is zero. A *stack pointer*, usually in the form of a hardware register points to the most recently referenced location on the stack; when the stack has a size of zero, the stack pointer points to the origin of the stack.

The two operations applicable to all stacks are:

- a push operation, in which a data item is placed at the location pointed to by the stack pointer, and the address in the stack pointer is adjusted by the size of the data item;
- a pop or pull operation: a data item at the current location pointed to by the stack pointer is removed, and the stack pointer is adjusted by the size of the data item.

There are many variations on the basic principle of stack operations. Every stack has a fixed location in memory at which it begins. As data items are added to the stack, the stack pointer is displaced to indicate the current extent of the stack, which expands away from the origin.

Stack pointers may point to the origin of a stack or to a limited range of addresses either above or below the origin (depending on the direction in) how which the stack grows); however, the stack pointer cannot cross the origin of the stack. In office other words, if the origin of the stack is at address 1000 and the stack grows downwards

(towards addresses 999, 998, and so on), the

stack pointer must never be incremented beyond 1000 (to 1001, 1002, etc.). If a pop operation on the stack causes the stack pointer to move past the origin of the stack, a *stack underflow* occurs. If a push operation causes the stack pointer to increment or decrement beyond the maximum extent of the stack, a *stack overflow* occurs.

STACK 27 26 25 RETURN LINK TO NO 24 23 DATA 22 21 20 RETURN LINK TO N-2 19 FRAME DATA 18 17 RETURN LINK TO N-1 16 15 14 ACTIVE 13 N DATA FRAME 12 11 10 STACK 9 POINTER 8 = 9 6 AVAILABLE 5 STACK This is how you overflow? SPACE 3

A typical stack, storing local data and call information for nested procedure calls (not necessarily nested procedures!).

This stack grows downward from its origin. The stack pointer points to the current topmost datum on the stack. A push operation decrements the pointer and copies the data to the stack; a pop operation copies data from the stack and then increments the pointer. Each procedure called in the program stores procedure return information (in yellow) and local data (in other colors) by pushing them onto the stack. This type of stack implementation is extremely common, but it is content of the stack implementation attacks (see the text).

Some environments that rely heavily on stacks may provide additional operations, for example:

- Dup(licate): the top item is popped, and then pushed again (twice), so that an additional copy of the former top item is now on top, with the original below it.
- Peek: the topmost item is inspected (or returned), but the stack pointer is not changed, and the stack size does not change (meaning that the item remains on the stack). This is also called top

operation in many articles.

Swap or exchange: the two topmost items on the stack exchange places.

Rotate (or Roll): the n topmost items are moved on the stack in a rotating fashion. For example, n=3, items 1, 2, and 3 on the stack are moved to positions 2, 3, and 1 on the stack, respectively.

Many variants of this operation are possible, with the most common being called left rotate and right rotate ■ Rotate (or Roll): the n topmost items are moved on the stack in a rotating fashion. For example, if right rotate.

Stacks are either visualized growing from the bottom up (like real-world stacks), or, with the top of the stack in a fixed position (see image [note in the image, the top (28) is the stack 'hottom', since the stack 'top' is where items are pushed or popped from]), a coin holder, a Pez dispenser, or growing from left to right, so that "topmost" becomes "rightmost". This visualization may be independent of the actual structure of the stack in memory. This means that a right rotate will move the first element to the third position, the second to the first and the third to the second. Here are two equivalent visualizations of this process:

		CORNEL LA BYRON	
apple banana cucumber	===right rotate==>	banana cucumber apple	the stack pointer is adjusted by the size of the data.
		apple	

A stack is usually represented in computers by a block of memory cells, with the "bottom" at a fixed location, and the stack pointer holding the address of the current "top" cell in the stack. The top and bottom terminology are used irrespective of whether the stack actually grows towards lower memory addresses or I so This is a series of memory addresses i towards higher memory addresses.

Pushing an item on to the stack adjusts the stack pointer by the size of the item (either decrementing or incrementing, depending on the direction in which the stack grows in memory), pointing it to the next cell, and copies the new top item to the stack area. Depending again on the exact implementation, at the end of a push operation, the stack pointer may point to the next unused location in the stack, or it may point to the topmost item in the stack. If the stack points to the current topmost item, the stack pointer will be updated before a new item is pushed onto the stack; if it points to the next available location in the stack, it will be updated after the new item is pushed onto the stack.

Popping the stack is simply the inverse of pushing. The topmost item in the stack is removed and the stack pointer is updated, in the opposite order of that used in the push operation.

Hardware support

Stack in main memory

Most CPUs have registers that can be used as stack pointers. Processor families like the x86, Z80, 6502, and many others have special instructions that implicitly use a dedicated (hardware) stack pointer to conserve opcode space. Some processors, like the PDP-11 and the 68000, also have special addressing modes for implementation of stacks, typically with a semi-dedicated stack pointer as well (such as A7 in the 68000). However, in most processors, several different registers may be used as additional stack pointers as needed (whether updated via addressing modes or via add/sub instructions).

Stack in registers or dedicated memory

The <u>x87</u> floating point architecture is an example of a set of registers organised as a stack where direct access to individual registers (relative the current top) is also possible. As with stack-based machines in general, having the top-of-stack as an implicit argument allows for a small <u>machine code</u> footprint with a good usage of <u>bus bandwidth</u> and <u>code caches</u>, but it also prevents some types of optimizations possible on processors permitting <u>random access</u> to the <u>register file</u> for all (two or three) operands. A stack structure also makes <u>superscalar</u> implementations with <u>register renaming</u> (for <u>speculative execution</u>) somewhat more complex to implement, although it is still feasible, as exemplified by modern <u>x87</u> implementations.

<u>Sun SPARC</u>, <u>AMD Am29000</u>, and <u>Intel i960</u> are all examples of architectures using <u>register windows</u> within a register-stack as another strategy to avoid the use of slow main memory for function arguments and return values.

There are also a number of small microprocessors that implements a stack directly in hardware and some microcontrollers have a fixed-depth stack that is not directly accessible. Examples are the <u>PIC</u> microcontrollers, the Computer Cowboys MuP21, the Harris RTX line, and the Novix NC4016. Many stack-based microprocessors were used to implement the programming language <u>Forth</u> at the <u>microcode</u> level. Stacks were also used as a basis of a number of mainframes and mini computers. Such machines were called <u>stack machines</u>, the most famous being the <u>Burroughs B5000</u>.

Applications

Converting a decimal number into a binary number

The logic for transforming a decimal number into a binary number is as follows:

```
* Read a number

* Iteration (while number is greater than zero)

1. Find out the remainder after dividing the number by 2

2. Print the remainder

3. Divide the number by 2

* End the iteration
```

However, there is a problem with this logic. Suppose the number, whose binary form we want to find is 23. Using this logic, we get the result as 11101, instead of getting 10111.

To solve this problem, we use a stack. We make use of the *LIFO* property of the stack. Initially we *push* the binary digit formed into the stack, instead of printing it directly. After the entire digit has been converted into the binary form, we *pop* one digit at a time from the stack and print it. Therefore we get the decimal number is converted into its proper binary form.

Algorithm:

```
    Create a stack
    Enter a decimal number, which has to be converted into its equivalent binary form.
    iteration1 (while number > 0)
    3.1 digit = number % 2
    3.2 Push digit into the stack
    3.3 If the stack is full
    3.3.1 Print an error
```

Better overtow - write data over allocated area

Better - region of physical memory to temp had state

Main wemory - memory accessible to CPU

RAM

Harddire is 2ndary storage

Word - be fixed group of bits, like 32 bits

acitzes bech at end First: Tring and computability Later: Programmability

(an you calculate stiff using an FSM?

-is it bounded?

-like Counting mothing power theses -unbanded, no

-last 277, digits are alternating Os7 ls

bounded, yes


- More Os than Is - unbounded, no

- Divisable by 3?

- Can subtract 3 each fine

- number can be arbitrally large - so bad - is also an increnental, thite technique

- 50 ye



Turing Machines + Compatability

- function computable if there is a TM that
takes X on input tape and at puts f(x) $TM_f[x] \sim f(x)$

- another def computability; there exists a finite program for computing answer

- might not be stable easy to know plogram
- but could convince yourself that 2 exists

for Halts Before (k, j, s) = 1 LTMuLi] halts before s steps

thalts (k, i) & Not computable

But has about Halt Before, Remember ve have a universal TM Lan emulate any TM Yes. We can just con it 5 steps and see it it stops th H 12 345(x) Note! it does not pay aftention to input x TM 11345 [12345] < 1 halb Is computable—since just small program that returns value But how to find answer in first case i - can't You can't really boild machine But machine could exist (confised...) En Dow(X)
(losing Dow year 2000+X 0 L X Z 100 Otherwise

What you cold do it in the 2200 LSoit is computability But again, could not bill such a machine HZero(h)
if TMu(O) halfs ? Pinput is () - world need on table L can't do w/ Turing machine If this was computable, would it allow me to build a machine that solves the halting problem? So this must not be comprable g(x,y) = i that writes y on the tape then runs X TM on what it Just wrote TMXLY7

Halls (kij) = HZero (g(kij))

These go are on dust

Prots argue about the answers

And then At it on the guiz anyway

Howe shown is the argument to give it and it gives back it there is an answer or not But how do you build this argument?

How to you build problem of blank tape?

Lithis last problem

— I'm confused


Why are we interested in comptability:


get insights is to how to solve certain parblems

-ash it problem is had ar easy

-like cryptography

Lowsed on math proof that certain stiff is hord





(3) ⁺		
·	This is like a player puno	
	- punch a hole where you want a key press	
	Then search for function	
	ON SIN	
	& Load enabled cegister	
C	-determines on next cllucycle if register	r lords
	- interally it always hads	
	- but multiplexer says had new value or old	l value
	De Da Q	
	Bitter Voit	
	En Volt	

Must always have - I thing driving the bis Write 600 (a, b) algorthm While (a + b) { it (a 7b) a= a-b { else b= b-a a, b = GCD & when done State diagram that goes though steps First need a > x b 7 Y Lan do both at once? No! only I wire Then ask does a = b" if z=1 we are done it 2=0, N=1 b>a 60 b=b-a if 2=0, N=0 a 15 7 b 50 a=a-h

Bild SM

(X:Ea) -> (A=B)

(B7A)

(B7A)

(B-B-A)

Then build truth table See rest online

Machine Language, Assemblers, and Compilers

Long, long, time ago, I can still remember how mnemonics used to make me smile... And I knew that with just the opcode names that I could play those BSim games and maybe hack some macros for a while. But 6.004 gave me shivers with every lecture they delivered. Bad news at the door step. I couldn't read one more spec. I can't remember if I tried to get Factorial optimized, But something touched my nerdish pride the day my Beta died. And I was singing...

> References: B Documentation BSIM reference Notes on C Language

Speaking words of wisdom: "Write in C." 6,004

When I find my code in tons of trouble,

Friends and colleagues come to me,

Lab 4 due TODAY!

6.004 - Fall 2011

modified 10/17/11 10:10

Machine Language 1

Encoding Binary Instructions

32-bit (4-byte) ADD instruction:

OpCode

or, better yet,

Ra

(unused)

Means, to BETA, Reg[4] = Reg[2] + Reg[3]


But, most of us would prefer to write

ADD (R2, R3, R4) (ASSEMBLER)

NO OP (od b) (High Level Language)

Software Approaches: INTERPRETATION, COMPILATION

 β Machine Language: 32-bit instructions



How can we improve the programmability of the Beta?

 M_2


M₁

6.004 - Fall 2011 Machine Language 2


Interpretation

Turing's model of Interpretation:

- · Start with some hard-to-program universal machine, say M1
- · Write a single program for M1 which mimics the behavior of some easier machine, say
- · Result: a "virtual" Ma



- · X86 (Pentium), running
 - · Python, running
 - · Application, interpreting · Data.



Hardware

mary more

Language

Python

X86 Instra

6.004 - Fall 2011

6.004 - Fall 2011

Compilation

Model of Compilation:

- · Given some hard-to-program machine, say M1 ...
- · Find some easier-to-program language L2 (perhaps for a more complicated machine, M2); write programs in that language
- Build a translator (compiler) that translates programs from M₂'s language to M_1 's language. May run on M_1 , M_2 , or some other machine.

Interpretation & Compilation: two tools for improving programmability ...

- · Both allow changes in the programming model
- · Both afford programming applications in platform (e.g., processor) independent
- · Both are widely used in modern computer systems!

6.004 - Fall 2011

10/20

Machine Language 5

Interpretation vs Compilation

There are some characteristic differences between these two powerful tools...

The second second second second	Interpretation	Compilation
How it treats input "x+2"	computes x+2	generates a program that computes x+2
When it happens	During execution	Before execution
What it complicates/slows	Program Execution	Program Development
Decisions made at	Run Time	Compile Time

Major design choice we'll see repeatedly: do it at Compile time or at Run time?

6.004 - Fall 2011

10/20

Machine Language 6

Software: Abstraction Strategy

Initial steps: compilation tools

Assembler (UASM): symbolic representation of machine language

Compiler (C): symbolic representation of

Hides: bit-level representations, bulds the 32 hex locations, binary values

Hides: Machine instructions. registers, machine architecture

Subsequent steps: interpretive tools

later

Operating system

Hides: Resource (memory, CPU. I/O) limitiations and details

Apps (e.g., Browser)

Hides: Network; location; local parameters


6.004 - Fall 2011

Machine Language 7

Abstraction step 1:

A Program for Writing Programs

UASM - the 6.004 (Micro) Assembly Language



UASM:

- 1. A Symbolic LANGUAGE for representing strings of bits
- 2. A PROGRAM ("assembler" = primitive compiler) for translating UASM source to binary.

6.004 - Fall 2011

Machine Language 8

UASM Source Language

A UASM SOURCE FILE contains, in symbolic text, values of successive bytes to be loaded into memory... e.g. in locations

Objections

Objec

obloo101 (note the "Ob" prefix);

0x25 hexadecimal (note the "Ox" prefix);

Values can also be expressions; eg, the source file

37+0b10-0x10 24-0x1 4*0b110-1 0xF7&0x1F expession generates 4 bytes of binary output, each with the value 23!

6.004 - Fall 2011

10/20

Machine Language 9

Labels (Symbols for Addresses)

LABELS are symbols that represent memory addresses. They can be set with the following special syntax:

" $\frac{1}{4}$ $\frac{1}{4}$ $\frac{1}{4}$ $\frac{1}{4}$ is an abbreviation for "x = ."

An Example--

```
---- MAIN MEMORY ---- . = 0×1000 Cotat here

1000: 09 04 01 00 sqrs: 0 1 4 9

1004: 31 24 19 10 16 25 36 49

1008: 79 64 51 40 (all sqrs 64 81 100 121

100c: E1 C4 A9 90 to be . 144 169 196 225 data

5/c1 3 2 1 0 sten: LONG(. - sqrs)

5/c1 3 2 1 0 Feter in Slen the length

6004-Fal2011
```

Symbolic Gestures

A "bar" denotes the beginning of a comment... The remainder of the line is

We can also define SYMBOLS for use in source programs:

```
x = 0x1000
y = 0x1004
| A variable location
y = 0x1004
| Another variable
| Symbolic names for registers:
R0 = 0
R1 = 1
...
R31 = 31

Special variable "." (period) means next byte address to be filled:
```

6.004 - Fall 2011

10/20

Machine Language 10

Mighty Macroinstructions Macros are parameterized abbreviations, or shorthand | Macro to generate 4 consecutive bytes: .macro consec(n) n n+1 n+2 n+3 | Invocation of above macro: consec (37) Has same effect as: Here are macros for breaking multi-byte data types into byte-sized chunks Assemble into bytes, little-endian: .macro WORD(x) x%256 (x/256) %256 .macro LONG(x) WORD(x) WORD(x >> 16) Boy, that's hard to read $= 0 \times 100$ Maybe, those big-endian types do have a point. LONG (0xdeadbeef) Has same effect as: 0xbe 0xad 0xde Mem: 0x100 0x101 0x102

Lit doon t even

Assembly of Instructions

OPCODE UNUSED

110000000000111110000000000000000

| Assemble Beta op instructions .macro betaop (OP,RA,RB,RC) { .align 4 LONG ((OP<<26)+((RC%32)<<21)+((RA%32)<<16)+((RB%32)<<11))

| Assemble Beta opc instructions .macro betaopc(OP,RA,CC,RC) {

align 4" ensures instructions will begin on. word boundary (i.e., address = 0 mod 4)

.align 4 LONG((OP<<26)+((RC%32)<<21)+((RA%32)<<16)+(CC % 0x10000))

| Assemble Beta branch instructions .macro betabr (OP, RA, RC, LABEL)

For Example:

ADDC(R15, -32768, R0) --> betaopc(0x30,15,-32768,0)

6.004 - Fall 2011

6.004 - Fall 2011

10/20

Machine Language 13

Example Assembly traight formed

ADDC (R3, 1234, R17)

expand ADDC macro with RA=R3, C=1234, RC=R17

betaopc(0x30,R3,1234,R17)

expand betaopc macro with OP=0x30, RA=R3, CC=1234, RC=R17 .align 4

LONG((0x30 << 26) + ((R17 + 32) << 21) + ((R3 + 32) << 16) + (1234 + 0x10000))

expand LONG macro with X=0xC22304D2

WORD (0xC22304D2) WORD (0xC22304D2 >> 16)

expand first WORD macro with X=0xC22304D2

0xC22304D2%256 (0xC22304D2/256) %256 WORD (0xC223)

evaluate expressions, expand second WORD macro with X=0xC223

0xD2 0xC223%256 (0xC223/256) %256 0×0.4

evaluate expressions

0x23 0xC2 0x04

Machine Language 15

Finally, Beta Instructions

| BETA Instructions: .macro ADD (RA, RB, RC) betaop (0x20, RA, RB, RC) .macro ADDC (RA,C,RC) betaopc (0x30, RA, C, RC) .macro AND (RA, RB, RC) betaop (0x28, RA, RB, RC) .macro ANDC (RA,C,RC) betaopc (0x38,RA,C,RC) macro MUL (RA, RB, RC) betaop (0x22, RA, RB, RC) .macro MULC (RA,C,RC) betaopc(0x32,RA,C,RC) .macro LD (RA,CC,RC) betaopc(0x18,RA,CC,RC) Convenience macros .macro LD (CC,RC) betaopc(0x18,R31,CC,RC) so we don't have to .macro ST (RC, CC, RA) betaopc (0x19,RA,CC,RC) specify R31macro ST (RC,CC) betaopc(0x19,R31,CC,RC) .macro BEQ(RA, LABEL, RC) betabr(0x1C, RA, RC, LABEL) betabr (0x1C, RA, r31, LABEL) .macro BEQ(RA,LABEL)

.macro BNE (RA, LABEL, RC) betabr (0x1D, RA, RC, LABEL)

6.004 - Fall 2011

10/20

betabr (0x1D, RA, r31, LABEL)

(from beta.uasm)

Machine Language 14

R31 is a ways O

.macro BNE (RA, LABEL)

Don't have it? Fake it!

Convenience macros can be used to extend our assembly language:

.macro MOVE (RA, RC) ADD (RA,R31,RC) Reg[RC] <- Reg[RA] .macro CMOVE (CC,RC) ADDC (R31,C,RC) | Reg[RC] <- C .macro COM(RA.RC) XORC (RA, -1, RC) | Reg[RC] <- ~Reg[RA] .macro NEG(RB,RC) SUB (R31, RB, RC) | Reg[RC] <- -Reg[RB] .macro NOP() ADD (R31,R31,R31) | do nothing macro BR (LABEL) BEQ (R31, LABEL) | always branch .macro BR (LABEL, RC) BEQ(R31, LABEL, RC) | always branch .macro CALL (LABEL) BEQ(R31, LABEL, LP) | call subroutine .macro BF (RA, LABEL, RC) BEO(RA.LABEL.RC) | 0 is false .macro BF (RA, LABEL) BEQ (RA, LABEL) .macro BT (RA, LABEL, RC) BNE (RA, LABEL, RC) | 1 is true .macro BT (RA, LABEL) BNE (RA, LABEL)

| Multi-instruction sequences

.macro PUSH (RA) ADDC(SP.4.SP) ST(RA.-4.SP) .macro POP (RA) LD (SP, -4, RA) ADDC (SP, -4, SP)

(from beta.uasm)

6.004 - Fall 2011

10/20

Machine Language 16

Abstraction step 2:

High-level Languages

Most algorithms are naturally expressed at a high level. Consider the following algorithm:

struct Employee { char *Name; /* Employee's name. */ long Salary; /* Employee's salary. */ long Points; }/* Brownie points. */ /* Annual raise program. */ Raise(struct Employee P[100]) { int i = 0; while (i < 100) { struct Employee *e = &P[i]; e->Salary = e->Salary + 100 + e->Points; e->Points = 0; /* Start over! */ i = i+1;

We've used (and will continue to use throughout 6.004) C, a "mature" and common systems programming language. Modern popular alternatives include C++, Java, Python, and many

Why use these, not assembler?

- readable
- concise
- unambiguous
- portable

(algorithms frequently outlast their HW platforms)

· Reliable (type checking, etc)

Reference: Chandout (6.004 web site)

6.004 - Fall 2011

ranslate

6.004 - Fall 2011

Pewy, but a few tricks

Machine Language 17

Compiling Expressions

C code:

int x, y;
y =
$$(x-3)*(y+123456)$$

Beta assembly code:

LONG(0) LONG (0) LONG (123456)

LD(x, r1) SUBC (r1, 3, r1) ((6) LD(y, r2) LD(C, r3) ADD (r2,r3,r2) __ MUL(r2,r1,r1)

ST (r1, y)

123456

VARIABLES are assigned memory locations and accessed via LD or ST

· OPERATORS translate to ALU instructions

· SMALL CONSTANTS translate to "literal-mode" ALU instructions

· LARGE CONSTANTS translate to initialized variables

Machine Language 19

How Compilers Work

Contemporary compilers go far beyond the macro-expansion technology of UASM. They

- · Perform sophisticated analyses of the source code
- · Invoke arbitrary algorithms to generate efficient object code for the target machine
- · Apply "optimizations" at both source and object-code levels to improve run-time efficiency.

Compilation to unoptimized code is pretty straightforward... following is a brief alimpse.

compilers do allthat complicated

Optimize

What

6.004 - Fall 2011

Machine Language 18

2 classes that are important

Data Structures: Arrays

Memory: The C source code int Hist[100]; hist: Hist[score] += 1; might translate to: hist: .=.+4*100 | Leave room for 100 ints Score <score in r1> MULC(r1.4,r2) index -> byte offset LD(r2, hist, r0) | hist[score] ADDC(r0,1,r0) increment Hist[score] ST(r0, hist, r2) | hist[score] address of element


Address:


CONSTANT base address + VARIABLE offset computed from index

6.004 - Fall 2011

Machine Language 20

Data Structures: Structs





Machine Language 23

C code:

while (expr)

{
 STUFF
 STUFF
 Beta assembly:
 (compile expr into rx)
 BF (rx, Lendwhile)
 (compile STUFF)
 BR (Lwhile)
 Lendwhile:

6.004 - Fall 2011

Alternate Beta assembly:

BR (Ltest)

Lwhile: (compile STUFF)

Ltest:
 (compile expr into rx)

BT (rx,Lwhile)

Lendwhile:

Compilers spend a lot of time optimizing in and around loops.

- moving all possible computations outside of loops
- "unrolling" loops to reduce branching overhead
- simplifying expressions that depend on "loop variables"

10/20

Conditionals

Beta assembly: Brown C code: if (expr) (compile exprinto rx) BF(rx, Lendif) STUFF (compile STUFF) Lendif: Beta assembly: C code: if (expr) (compile exprinto rx) BF(rx, Lelse) STUFF1 (compile STUFF1) BR (Lendif) else Lelse: (compile STUFF2) STUFF2 Lendif:

6.004 - Fall 2011

There are little tricks
that come into play when
compiling conditional
code blocks. For
instance, the
statement:


if (y > 32)
{
 x = x + 1; | there's no >
 instruction!
}

compiles to:
LD(y,R1)
CMPLEC(R1,32,R1)
BT(R1,Lendif)
ADDC(R2,1,R2)

not spending on triuns

Lendif:

Our Favorite Program



Optimizations

```
n: LONG (20)
int n = 20. r;
                r: LONG(0)
                start:
r = 1:
                    ADDC(r31, 1, r0)
                    ST(r0, r)
                    LD (n, r1)
                                 | keep n in rl
                    LD(r,r3)
                                 | keep r in r3
                loop:
                    CMPLT(r31, r1, r2)
while (n > 0)
                    BF(r2, done)
                                                   Cleverness:
                   MUL(r1, r3, r3)
                                                    We move LDs/STs
 r = r*n:
                    SUBC (r1, 1, r1)
                                                    out of loop!
                   BR (loop)
 n = n-1;
                                                   (Still, 5 instructions in loop...)
                done:
                   ST(r1,n)
                                 | save final n
                   ST(r3,r)
                                  | save final r
```

Coming Attractions:

10/20

Machine Language 25

6.004 - Fall 2011

6.004 - Fall 2011



int n = 20, r;n: LONG (20) r: LONG(0) | keep n in r1 | Se Dranch Institutions | why? start: r = 1: ADDC(r31,1,r3) BEO(rl. done) 200p: Cleverness: MUL(r1, r3, r3) while (n > 0)We avoid overhead SUBC(r1, 1, r1) of conditional! $\{r=r^*n;$ BNE (r1, loop) n = n-1;done: (Now 3 instructions in loop...) ST(r1,n) save final n ST(r3,r) save final r assume me will do it at UNFORTUNATELY, 20! = 2,432,902,008,176,640,000 > 261 (overflows!) but 12! = 479,001,600 = 0x1c8cfc00 004 - Fall 2011


Really Optimizing...

6.004 On-line: Questions for Lab 4

When you're done remember to save your work by clicking on the "Save" button at the bottom of the page. You can check if your answers are correct by clicking on the "Check" button.

When entering numeric values in the answer fields, you can use integers (1000), floating-point numbers (1000.0), scientific notation (1e3), or JSim numeric scale factors (1K).

<u>Problem 1.</u> A possible implementation of a finite state machine with two inputs and one output is shown below.



A. If the register is 5 bits wide (i.e., k = 5) what is the appropriate size of the ROM? Give the number of locations and the number of bits in each location.

Number of locations: 128

Number of bits in each location: 6

B. If the register is 5 bits wide what is the maximum number of states in an FSM implemented using this circuit?

Maximum number of states: 32

C. What is the smallest possible value for the ROM's contamination delay that still ensures the necessary timing specifications are met?


smallest possible value for $t_{\text{CD-ROM}}$ (in seconds): .7ns

D. Assume that the ROM's $t_{CD} = 3$ ns. What is the shortest possible clock period that still ensures that the necessary timing specifications are met?

smallest clock period (in seconds): 12.5ns



<u>Problem 2.</u> Shown below is a state transition diagram for an FSM, F, with a single binary input B. The FSM has a single output, a light which is on for the three states marked by a gray dot. The starting state is marked by the heavy circle.



A. Is there a *synchronizing sequence* of inputs which will return this FSM from an unknown state to its starting state?

Synchronizing sequence: 11101 is such a sequence




B. Does this FSM have a pair of equivalent states that may be merged to yield a 3-state FSM?

Equivalent states: Yes; the lower and rightmost states are equivalent.



C. The following circuit is used to implement the above 4-state FSM:




It is known that the starting state of the 4-state FSM corresponds to 00 on the state variable input, and the **light** output is 1 when the light is to be on. What is the value of the **light** output

when all three inputs to the ROM are zero?

Value of light output: 0 (light off)

D. Fill in the unspecified rows of the following truth table so that it implements the state transition diagram. You will need to enter some combination of three zeros or ones in each field. Other characters in the fields (e.g., spaces) will be ignored. Remember the starting state is 00.



S1	S0	В	S1' S0' light	
0	0	0	0 0 0	1
0	0	1	100	1
0	1	0	1 1 1	
0	1	1	0 0 1	
1	0	0	0 1 1	1/
1	0	1	111	V
1	1	0	0 1 1	1
1	1	1	1 1 1	1

Check Save

source: on_line_questions.py, lab4questions.xdoc

COU Laby Qu

[Implementation of FSM]

(egister = 5 bits

What should size of ROM be?

2 inputs

2 thinguts _ thinguts

2 lot gates

always 2

Or 4 locations
5 bits /location &

I don't get why not!

I have no clue!

Roms have 24 signals for kinputs

And column for each - so I think my original

ans is right?

b) Ship For Man Max # of state hell eiter can be 0 or 1 25 (1) Smallest to DEORDOM a depends on each gate too is shortest way through So I time step? We never specifically did ROM timing X Just - Jers in 5 ns interes not taken Skip d) What is shortest tak? too=3 ns This was all last exam I removed papers ... ten & Etpe + to? 7+ les (b)

Ther give that should use that?

Skip fill I get my notes

2. Is there a sync seq that always cerums
to start state from any starting state?

OO 1?

No, both does not work in starting state

1001

We

On they have suggestions
Last one must be 1

b) Is there an equiv for 3 states

L To say yes would have to draw
How do you rightnosty determine?

111010

Are suggestions Loner and right most Yes I points to itself each time O parts to same place Have an 8x3 com 8= 72 (T where is this TR 8= 24 @ So where is 8 from? Shall be e tipots x # outputs
that is 2 that is 2 State is like 00 When B, S,, So = 0

60 at off state, a O

5	
	Fill in state transition diagram
	L'Keah I never riggrosty practiced this Si so B - did it right on exam
	Si so B - did it right on exam
	Si so B O O O O e redirets Bt what it is a little of the start of th
	But what is internal state -early early see
	Or can from other rather on table
	(a) know 2 transitions
	We can gren
	except 001
	I said 101 Answer 100 ric trat come
	Answer 100 eis that correct At 10, light is always on!
	So dove except tening qu

Ash Chis



Lab Qu More

Locations = 2 (i+s)

What are # states

Output = 5 That is State

2 62 +5

bits each location

0 ts 1 ts 0

Max # states

32 = 25

Timmy

timing for Roms To Min of possible paths Mux + (MO) + Inv th! Want so timing spec is met Worse case behavior belated to register Ma Control Spo Use tree thes

+ co Rey + + cloque > + Hold Reg ?

- 17 15ns + ___ Z 1,2ns Reg! = Reg? Since lap tchy Z tpolaege + tsety acg) 4ns + 7ns + 1,5ns Ourstions complete

Turing machine

From Wikipedia, the free encyclopedia

A Turing machine is a theoretical device that manipulates symbols on a strip of tape according to a table of rules. Despite its simplicity, a Turing machine can be adapted to simulate the logic of any computer algorithm, and is particularly useful in explaining the functions of a CPU inside a computer.

The "Turing" machine was described by Alan Turing in 1936, [1] who called it an "a(utomatic)-machine". The Turing machine is not intended as a practical computing technology, but rather as a thought experiment representing a computing machine. Turing machines help computer scientists understand the limits of mechanical computation.

Turing gave a succinct definition of the experiment in his 1948 essay, "Intelligent Machinery". Referring to his 1936 publication, Turing wrote that the Turing machine, here called a Logical Computing Machine, consisted of:

...an infinite memory capacity obtained in the form of an infinite tape marked out into squares, on each of which a symbol could be printed. At any moment there is one symbol in the machine; it is called the scanned symbol. The machine can alter the scanned symbol and its behavior is in part determined by that symbol, but the symbols on the tape elsewhere do not affect the behavior of the machine. However, the tape can be moved back and forth through the machine, this being one of the elementary operations of the machine. Any symbol on the tape may therefore eventually have an innings. [2] (Turing 1948, p. 61)

A Turing machine that is able to simulate any other Turing machine is called a universal Turing machine (UTM, or simply a universal machine). A more mathematically-oriented definition with a similar "universal" nature was introduced by Alonzo Church, whose work on lambda calculus intertwined with Turing's in a formal theory of computation known as the Church—Turing thesis. The thesis states that Turing machines indeed capture the informal notion of effective method in logic and mathematics, and provide a precise definition of an algorithm or 'mechanical procedure'.

Studying their abstract properties yields many insights into computer science and complexity theory. [3]

Contents

- 1 Informal description
- 2 Examples of Turing machines
- 3 Formal definition
- 4 Additional details required to visualize or implement Turing machines
 - 4.1 Alternative definitions
 - 4.2 The "state"
 - 4.3 Turing machine "state" diagrams
- 5 Models equivalent to the Turing machine model
- 6 Choice c-machines, Oracle o-machines
- 7 Universal Turing machines
- 8 Comparison with real machines
 - 8.1 Limitations of Turing machines
 - 8.1.1 Computational Complexity Theory
 - 8.1.2 Concurrency
- 9 History
 - 9.1 Historical background: computational machinery
 - 9.2 The Entscheidungsproblem (the "decision problem"): Hilbert's tenth question of 1900
 - 9.3 Alan Turing's a- (automatic-)machine

Turing machine(s)

Machina

- Universal Turing machine
- · Alternating Turing machine
- · Quantum Turing machine
- Read-only Turing machine
- Read-only right moving
 Turing Machines
- Probabilistic Turing machine
- Multi-track Turing machine
- Turing machine equivalents
- Turing machine examples
- Wolfram's 2-state
 3-symbol...

Science

- Alan Turing
- Category:Turing machine



An artistic representation of a Turing machine (Rules table not represented)

- 9.4 1937–1970: The "digital computer", the birth of "computer science"
- 9.5 1970—present: the Turing machine as a model of computation
- 10 See also
- 11 Notes
- 12 References
 - 12.1 Primary literature, reprints, and compilations
 - 12.2 Computability theory
 - 12.3 Church's thesis
 - 12.4 Small Turing machines
 - 12.5 Other
- 13 External links

Informal description

For visualizations of Turing machines, see Turing machine gallery.

The Turing machine mathematically models a machine that mechanically operates on a tape. On this tape are symbols which the machine can read and write, one at a time, using a tape head. Operation is fully determined by a finite set of elementary instructions such as "in state 42, if the symbol seen is 0, write a 1; if the symbol seen is 1, shift to the right, and change into state 17; in state 17, if the symbol seen is 0, write a 1 and change to state 6;" etc. In the original article ("On computable numbers, with an application to the Entscheidungsproblem", see also references below), Turing imagines not a mechanism, but a person whom he calls the "computer", who executes these deterministic mechanical rules slavishly (or as Turing puts it, "in a desultory manner").

More precisely, a Turing machine consists of:

(1) Length A tape which is divided into cells, one next to the other. Each cell contains a symbol from some finite alphabet. The alphabet contains a special blank symbol (here written as 'B') and one or more other symbols. The tape is assumed to be arbitrarily extendable to the left and to the right, i.e., the Turing machine is always supplied with as much tape as it needs for its computation. Cells that have not been written to before are assumed to be filled with the blank symbol. In some models the tape has a left end marked with a special symbol; the tape extends or is indefinitely extensible to the


2. A head that can read and write symbols on the tape and move the tape left and right one (and only one) cell at a time. In some models the head moves and the tape is stationary.

3. A finite table (occasionally called an action table or transition function) of instructions (usually quintuples [5-tuples]: qiai→qi1ai1dk, but sometimes 4-tuples) that, given the state(qi) the machine is currently in and the symbol(ai) it is reading on the tape (symbol currently under the head) tells the machine to do the following in sequence (for the 5-tuple models):

- Either erase or write a symbol (instead of a_i, write a_i1), and then
- Move the head (which is described by d_k and can have values: 'L' for one step left or 'R' for one step right or 'N' for staying in the same place), and then
- Assume the same or a *new state* as prescribed (go to state qi1).

 q_4 So S_1 Si S_3

The head is always over a particular square of the tape; only a finite stretch of squares is given. The instruction to be performed (q4) is shown over the scanned square. (Drawing after Kleene (1952) p.375.)



Here, the internal state (q_1) is shown inside the head, and the illustration describes the tape as being infinite and pre-filled with "0", the symbol serving as blank. The system's full state (its configuration) consists of the internal state, the contents of the shaded squares including the blank scanned by the head ("11B"), and the position of the head. (Drawing after Minsky (1967) p. 121).

In the 4-tuple models, erase or write a symbol (ail) and move the head left or right (dk) are specified as separate instructions. Specifically, the table tells the machine to (ia) erase or write a symbol or (ib) move the head left or right, and then (ii) assume the same or a new state as prescribed, but not both actions (ia) and (ib) in the same instruction. In some models, if there is no entry in the table for the current combination of symbol and state then the machine will halt; other models require all entries to

4. A state register that stores the state of the Turing machine, one of finitely many. There is one special start state with which the state register is initialized. These states, writes Turing, replace the "state of mind" a person performing computations would ordinarily be in.

Note that every part of the machine—its state and symbol-collections—and its actions—printing, erasing and tape motion—is finite, discrete and distinguishable; it is the potentially unlimited amount of tape that gives it an unbounded amount of storage space.

Examples of Turing machines

To see examples of the following models, see Turing machine examples:

- 1. Turing's very first machine
- 2. Copy routine
- 3. 3-state busy beaver

Formal definition

Hopcroft and Ullman (1979, p. 148) formally define a (one-tape) Turing machine as a 7-tuple $M = \langle Q, \Gamma, b, \Sigma, \delta, q_0, F \rangle$ where

- \blacksquare Q is a finite, non-empty set of states
- \blacksquare Γ is a finite, non-empty set of the tape alphabet/symbols
- $b \in \Gamma$ is the blank symbol (the only symbol allowed to occur on the tape infinitely often at any step during the computation)
- $\Sigma \subset \Gamma \setminus \{b\}$ is the set of input symbols
- $q_0 \in Q$ is the *initial state*
- $\overline{F} \subseteq Q$ is the set of *final* or accepting states.
- $\delta: \overline{Q} \setminus F \times \Gamma \to Q \times \Gamma \times \{L, R\}$ is a partial function called the *transition function*, where L is left shift, R is right shift. (A relatively uncommon variant allows "no shift", say N, as a third element of the latter set.)

Anything that operates according to these specifications is a Turing machine.

The 7-tuple for the 3-state busy beaver looks like this (see more about this busy beaver at Turing machine examples):

 $Q = \{ A, B, C, HALT \}$

 $\Gamma = \{0, 1\}$

b = 0 = "blank"

 $\Sigma = \{1\}$

 δ = see state-table below

 $q_0 = A = initial state$

F =the one element set of final states {HALT}

Initially all tape cells are marked with 0.

I then near introduced States well

State table for 3 state, 2 symbol busy beaver Current state A Current state B Current state C Tape symbol Write symbol Move tape Next state Write symbol Move tape Next state Write symbol Move tape Next state 0 R В L В 1 L R 1 1 L C 1 R B HALT

Additional details required to visualize or implement Turing machines

In the words of van Emde Boas (1990), p. 6: "The set-theoretical object [his formal seven-tuple description similar to the above] provides only partial information on how the machine will behave and what its computations will look like."

For instance,

- There will need to be some decision on what the symbols actually look like, and a failproof way of reading and writing symbols indefinitely.
- The shift left and shift right operations may shift the tape head across the tape, but when actually building a Turing machine it is more practical to make the tape slide back and forth under the head instead.
- The tape can be finite, and automatically extended with blanks as needed (which is closest to the mathematical definition), but it is more common to think of it as stretching infinitely at both ends and being pre-filled with blanks except on the explicitly given finite fragment the tape head is on. (This is, of course, not implementable in practice.) The tape *cannot* be fixed in length, since that would not correspond to the given definition and would seriously limit the range of computations the machine can perform to those of a linear bounded automaton.

duh

Alternative definitions

Definitions in literature sometimes differ slightly, to make arguments or proofs easier or clearer, but this is always done in such a way that the resulting machine has the same computational power. For example, changing the set $\{L,R\}$ to $\{L,R,N\}$, where N ("None" or "No-operation") would allow the machine to stay on the same tape cell instead of moving left or right, does not increase the machine's computational power.

The most common convention represents each "Turing instruction" in a "Turing table" by one of nine 5-tuples, per the convention of Turing/Davis (Turing (1936) in Undecidable, p. 126-127 and Davis (2000) p. 152):

(definition 1): $(q_i, S_i, S_k/E/N, L/R/N, q_m)$ (current state q_i , symbol scanned S_i , print symbol S_k /erase E/none N , move_tape_one_square left L/right R/none N , new state qm)

Other authors (Minsky (1967) p. 119, Hopcroft and Ullman (1979) p. 158, Stone (1972) p. 9) adopt a different convention, with new state qm listed immediately after the scanned symbol Si:

(definition 2): $(q_i, S_i, q_m, S_k/E/N, L/R/N)$ (current state q_i , symbol scanned S_i , new state q_m , print symbol S_k /erase E/none N , move_tape_one_square left L/right R/none N)

For the remainder of this article "definition 1" (the Turing/Davis convention) will be used.

Example: state table for the 3-state 2-symbol busy beaver reduced to 5-tuples

Current state	Scanned symbol	Print symbol	Move tape	Final (i.e. next) state	5-tuples
A	0	1	R	В	(A, 0, 1, R, B)
, A	1	1	L	С	(A, 1, 1, L, C)
ng (B	0	1	L	A	(B, 0, 1, L, A)
В	1	1	R	В	(B, 1, 1, R, B)
С	0	1	L	В	(C, 0, 1, L, B)
· C	1	1	N	Н	(C, 1, 1, N, H)

In the following table, Turing's original model allowed only the first three lines that he called N1, N2, N3 (cf Turing in Undecidable, p. 126). He allowed for erasure of the "scanned square" by naming a 0th symbol S₀ = "erase" or "blank", etc. However, he did not allow for non-printing, so every instruction-line includes "print symbol Sk" or "erase" (cf footnote 12 in Post (1947), Undecidable p. 300). The abbreviations are Turing's (Undecidable p. 119). Subsequent to Turing's original paper in 1936-1937, machine-models have allowed all nine possible types of five-tuples:

	Current m-configuration (Turing state)	Tape symbol	Print- operation	Tape-motion	Final m-configuration (Turing state)	5-tuple	5-tuple comments	4-tuple
NI	qi	Sj	Print(S _k)	Left L	qm	(q_i, S_j, S_k, L, q_m)	"blank" = S_0 , 1= S_1 , etc.	
N2	qi	Sj	Print(S _k)	Right R	qm	(q_i, S_j, S_k, R, q_m)	"blank" = S_0 , 1= S_1 , etc.	
N3	grada qi a qad	Sj	Print(S _k)	None N	qm	(q _i , S _j , S _k , N, q _m)	"blank" = S_0 , 1= S_1 , etc.	(q _i , S _j , S _k , q _m)
4	qi a qi	Sj	None N	Left L	qm de	(qi, Sj, N, L, qm)		(q _i , S _j , L, q _m)
5	qi	Sj	None N	Right R	qm	(q _i , S _j , N, R, q _m)	nd card of mile.	(q _i , S _j , R, q _m)
6	qi	Sj	None N	None N	qm	(q _i , S _j , N, N, q _m)	Direct "jump"	(q _i , S _j , N, q _m)

7	qi	Sj	Erase	Left L	qm	(q_i, S_j, E, L, q_m)	
8	qi	Sj	Erase	Right R	q _m	(q _i , S _j , E, R, q _m)	
9	qi	Sj	Erase	None N	q _m	(q _i , S _j , E, N, q _m)	(q _i , S _j , E, q _m)

Any Turing table (list of instructions) can be constructed from the above nine 5-tuples. For technical reasons, the three non-printing or "N" instructions (4, 5, 6) can usually be dispensed with. For examples see Turing machine examples.

Less frequently the use of 4-tuples are encountered: these represent a further atomization of the Turing instructions (cf Post (1947), Boolos & Jeffrey (1974, 1999), Davis-Sigal-Weyuker (1994)); also see more at Post-Turing machine.

The "state"

The word "state" used in context of Turing machines can be a source of confusion, as it can mean two things. Most commentators after Turing have used "state" to mean the name/designator of the current instruction to be performed—i.e. the contents of the state register. But Turing (1936) made a strong distinction between a record of what he called the machine's "m-configuration", (its internal state) and the machine's (or person's) "state of progress" through the computation - the current state of the total system. What Turing called "the state formula" includes both the current instruction and all the symbols on the tape:

Thus the state of progress of the computation at any stage is completely determined by the note of instructions and the symbols on the tape. That is, the state of the system may be described by a single expression (sequence of symbols) consisting of the symbols on the tape followed by Δ (which we suppose not to appear elsewhere) and then by the note of instructions. This expression is called the 'state formula'. 5M not pat of tonal det in publica

--- Undecidable, p.139-140, emphasis added

Earlier in his paper Turing carried this even further: he gives an example where he places a symbol of the current "m-configuration"—the instruction's label—beneath the scanned square, together with all the symbols on the tape (Undecidable, p. 121); this he calls "the complete configuration" (Undecidable, p. 118). To print the "complete configuration" on one line he places the state-label/m-configuration to the *left* of the scanned symbol.

A variant of this is seen in Kleene (1952) where Kleene shows how to write the Gödel number of a machine's "situation": he places the "m-configuration" symbol q4 over the scanned square in roughly the center of the 6 non-blank squares on the tape (see the Turing-tape figure in this article) and puts it to the right of the scanned square. But Kleene refers to "q4" itself as "the machine state" (Kleene, p. 374-375). Hopcroft and Ullman call this composite the "instantaneous description" and follow the Turing convention of putting the "current state" (instruction-label, m-configuration) to the left of the scanned symbol (p. 149).

Example: total state of 3-state 2-symbol busy beaver after 3 "moves" (taken from example "run" in the figure below):

1A1

This means: after three moves the tape has ... 000110000 ... on it, the head is scanning the right-most 1, and the state is A. Blanks (in this case represented by "0"s) can be part of the total state as shown here: B01; the tape has a single 1 on it, but the head is scanning the 0 ("blank") to its left and the state is B.

"State" in the context of Turing machines should be clarified as to which is being described: (i) the current instruction, or (ii) the list of symbols on the tape together with the current instruction, or (iii) the list of symbols on the tape together with the current instruction placed to the left of the scanned symbol or to the right of the scanned symbol.

Turing's biographer Andrew Hodges (1983: 107) has noted and discussed this confusion.

Turing machine "state" diagrams

The table for the 3-state busy beaver ("P" = print/write a "1") Current state B Current state C Tape symbol Current state A Write symbol Move tape Next state Write symbol Move tape Next state Write symbol Move tape Next state

0	P	R	В	P	L	A	P	L	В
1	P	L	С	P	R	В	P	R	HALT

To the right: the above TABLE as expressed as a "state transition" diagram.


Usually large TABLES are better left as tables (Booth, p. 74). They are more readily simulated by computer in tabular form (Booth, p. 74). However, certain concepts—e.g. machines with "reset" states and machines with repeating patterns (cf Hill and Peterson p. 244ff)—can be more readily seen when viewed as a drawing.

Whether a drawing represents an improvement on its TABLE must be decided by the reader for the particular context. See Finite state machine for more:

The reader should again be cautioned that such diagrams represent a snapshot of their TABLE frozen in time, *not* the course ("trajectory") of a computation *through* time and/or space. While every time the busy beaver machine "runs" it will always follow the same state-trajectory, this is not true for the "copy" machine that can be provided with variable input "parameters".

The diagram "Progress of the computation" shows the 3-state busy beaver's "state" (instruction) progress through its computation from start to finish. On the far right is the Turing "complete configuration" (Kleene "situation", Hopcroft—Ullman "instantaneous description") at each step. If the machine were to be stopped and cleared to blank both the "state register" and entire tape, these "configurations" could be used to rekindle a computation anywhere in its progress (cf Turing (1936) *Undecidable* pp. 139–140).

Models equivalent to the Turing machine model



The "3-state busy beaver" Turing Machine in a finite state representation. Each circle represents a "state" of the TABLE—an "m-configuration" or "instruction". "Direction" of a state *transition* is shown by an arrow. The label (e.g., 0/P,R) near the outgoing state (at the "tail" of the arrow) specifies the scanned symbol that causes a particular transition (e.g., 0) followed by a slash /, followed by the subsequent "behaviors" of the machine, e.g. "P Print" then move tape "R Right". No general accepted format exists. The convention shown is after McClusky (1965), Booth (1967), Hill and Peterson (1974).

1,19		3-state busy beaver: start - A	OPP. B LONG C LONG H	Total system state complete configuration (ak Instantaneous description)
Sequence	Instruction	Head	Instruction: A B C H	TAPE & TABLE & HEAD
		[0] 0] 0] 0] 0] 0] 0] 0] 0] 0] 0] 0] 0] 0	10	
1	A	0 0 0 0 0 0 0 0 0 0 0 0 0 0	O A	A Q
2	A B	0000000000100000	IO IB	B 0 1
3	Α	0000000110000000	IO A	1 A 1
4	A C B	000001100000000		11C0
5		00001110000000	I B	11180
5 6	A	000111100000000	O S A	1111A0
7	В	0000111111100000	O SE A B	111B <u>1</u> 1
8	В	000001111110000	0 6 B	11B111
8	В	000000111111000	0 0 0 8	1B1111
10	В	000000011111100	B B	B11111
11	В	000000000111110		B01111
12	A	000000111111100	A _	1A11111
13	C	000001111111000		11C1111
14	Н	00000111111000	THI THI	11H1111

The evolution of the busy-beaver's computation starts at the top and proceeds to the bottom.

See also: Turing machine equivalents, Register machine, and Post-Turing machine

Many machines that might be thought to have more computational capability than a simple universal Turing machine can be shown to have no more power (Hopcroft and Ullman p. 159, cf Minsky (1967)). They might compute faster, perhaps, or use less memory, or their instruction set might be smaller, but they cannot compute more powerfully (i.e. more mathematical functions). (Recall that the Church–Turing thesis *hypothesizes* this to be true for any kind of machine: that anything that can be "computed" can be computed by some Turing machine.)

A Turing machine is equivalent to a pushdown automaton that has been made more flexible and concise by relaxing the last-in-first-out requirement of its stack.

At the other extreme, some very simple models turn out to be Turing-equivalent, i.e. to have the same computational power as the Turing machine model.

Common equivalent models are the multi-tape Turing machine, multi-track Turing machine, machines with input and output, and the

probability

non-deterministic Turing machine (NDTM) as opposed to the deterministic Turing machine (DTM) for which the action table has at most one entry for each combination of symbol and state.

Read-only, right-moving Turing Machines are equivalent to NDFA's (as well as DFA's by conversion using the NDFA to DFA conversion algorithm).

For practical and didactical intentions the equivalent register machine can be used as a usual assembly programming language.

Choice c-machines, Oracle o-machines

Early in his paper (1936) Turing makes a distinction between an "automatic machine"—its "motion ... completely determined by the configuration" and a "choice machine":

...whose motion is only partially determined by the configuration ... When such a machine reaches one of these ambiguous configurations, it cannot go on until some arbitrary choice has been made by an external operator. This would be the case if we were using machines to deal with axiomatic systems.

-Undecidable, p. 118

Turing (1936) does not elaborate further except in a footnote in which he describes how to use an a-machine to "find all the provable formulae of the [Hilbert] calculus" rather than use a choice machine. He "suppose[s] that the choices are always between two possibilities 0 and 1. Each proof will then be determined by a sequence of choices i_1 , i_2 , ..., i_n ($i_1 = 0$ or 1, $i_2 = 0$ or 1, ..., $i_n = 0$ or 1), and hence the number $2^n + i_1 2^{n-1} + i_2 2^{n-2} + ... + i_n$ completely determines the proof. The automatic machine carries out successively proof 1, proof 2, proof 3, ..." (Footnote ‡, *Undecidable*, p. 138)

This is indeed the technique by which a deterministic (i.e. a-) Turing machine can be used to mimic the action of a nondeterministic Turing machine; Turing solved the matter in a footnote and appears to dismiss it from further consideration.

An oracle machine or o-machine is a Turing a-machine that pauses its computation at state "o" while, to complete its calculation, it "awaits the decision" of "the oracle"—an unspecified entity "apart from saying that it cannot be a machine" (Turing (1939), Undecidable p. 166–168). The concept is now actively used by mathematicians.

Universal Turing machines

Main article: Universal Turing machine

As Turing wrote in *Undecidable*, p. 128 (italics added):

programmable

It is possible to invent a <u>single machine</u> which can be used to compute <u>any</u> computable sequence. If this machine U is supplied with the tape on the beginning of which is written the string of quintuples separated by semicolons of some computing machine M, then U will compute the same sequence as M.

This finding is now taken for granted, but at the time (1936) it was considered astonishing. The model of computation that Turing called his "universal machine"—"U" for short—is considered by some (cf Davis (2000)) to have been the fundamental theoretical breakthrough that led to the notion of the Stored-program computer.

Turing's paper ... contains, in essence, the invention of the modern computer and some of the programming techniques that accompanied it.

—Minsky (1967), p. 104

In terms of computational complexity, a multi-tape universal Turing machine need only be slower by logarithmic factor compared to the machines it simulates. This result was obtained in 1966 by F. C. Hennie and R. E. Stearns. (Arora and Barak, 2009, theorem 1.9)

Comparison with real machines

It is often said that Turing machines, unlike simpler automata, are as powerful as real machines, and are able to execute any operation that a real program can. What is missed in this statement is that, because a real machine can only be in finitely many *configurations*, in fact this "real machine" is nothing but a linear bounded automaton. On the other hand, Turing machines are equivalent to machines that have an unlimited amount of storage space for their computations. In fact, Turing machines are not intended to model computers, but rather they are intended to model computation itself; historically, computers, which compute only on their (fixed) internal storage, were developed only later.

10/16/2011 2:51 PM

There are a number of ways to explain why Turing machines are useful models of real computers:

1. Anything a real computer can compute, a Turing machine can also compute. For example: "A Turing machine can simulate any type of subroutine found in programming languages, including recursive procedures and any of the known parameter-passing mechanisms" (Hopcroft and Ullman p. 157). A large enough FSA can also model any real computer, disregarding IO. Thus, a 5126 statement about the limitations of Turing machines will also apply to real computers.

2. The difference lies only with the ability of a Turing machine to manipulate an unbounded amount of data. However, given a finite amount of time, a Turing machine (like a real machine) can only manipulate a finite amount of data.

3. Like a Turing machine, a real machine can have its storage space enlarged as needed, by acquiring more disks or other storage media. If the supply of these runs short, the Turing machine may become less useful as a model. But the fact is that neither Turing machines nor real machines need astronomical amounts of storage space in order to perform useful computation. The processing time required is usually much more of a problem.

4. Descriptions of real machine programs using simpler abstract models are often much more complex than descriptions using Turing machines. For example, a Turing machine describing an algorithm may have a few hundred states, while the equivalent deterministic finite automaton on a given real machine has quadrillions. This makes the DFA representation infeasible to analyze.

5. Turing machines describe algorithms independent of how much memory they use. There is a limit to the memory possessed by any current machine, but this limit can rise arbitrarily in time. Turing machines allow us to make statements about algorithms which will (theoretically) hold forever, regardless of advances in conventional computing machine architecture.

6. Turing machines simplify the statement of algorithms. Algorithms running on Turing-equivalent abstract machines are usually more general than their counterparts running on real machines, because they have arbitrary-precision data types available and never have to deal with unexpected conditions (including, but not limited to, running out of memory).

One way in which Turing machines are a poor model for programs is that many real programs, such as operating systems and word processors, are written to receive unbounded input over time, and therefore do not halt. Turing machines do not model such ongoing computation well (but can still model portions of it, such as individual procedures).

Limitations of Turing machines

Computational Complexity Theory

Further information: Computational complexity theory

A limitation of Turing Machines is that they do not model the strengths of a particular arrangement well. For instance, modern storedprogram computers are actually instances of a more specific form of abstract machine known as the random access stored program machine or RASP machine model. Like the Universal Turing machine the RASP stores its "program" in "memory" external to its finite-state machine's "instructions". Unlike the Universal Turing Machine, the RASP has an infinite number of distinguishable, numbered but unbounded "registers"—memory "cells" that can contain any integer (cf. Elgot and Robinson (1964), Hartmanis (1971), and in particular Cook-Rechow (1973); references at random access machine). The RASP's finite-state machine is equipped with the capability for indirect addressing (e.g. the contents of one register can be used as an address to specify another register); thus the RASP's "program" can address any register in the register-sequence. The upshot of this distinction is that there are computational optimizations that can be performed based on the memory indices, which are not possible in a general Turing Machine; thus when Turing Machines are used as the basis for bounding running times, a 'false lower bound' can be proven on certain algorithms' running times (due to the false simplifying assumption of a Turing Machine). An example of this is binary search, an algorithm that can be shown to perform more quickly when using the RASP model of computation rather than the Turing machine model. diff things - otherwise state toble is (# registes)2!

Concurrency

Another limitation of Turing machines is that they do not model concurrency well. For example, there is a bound on the size of integer that can be computed by an always-halting nondeterministic Turing Machine starting on a blank tape. (See article on Unbounded nondeterminism.) By contrast, there are always-halting concurrent systems with no inputs that can compute an integer of unbounded size. (A process can be created with local storage that is initialized with a count of 0 that concurrently sends itself both a stop and a go message. When it receives a go message, it increments its count by 1 and sends itself a go message. When it receives a stop message, it stops with an unbounded number in its local storage.)

History

See also: Algorithm and Church-Turing thesis

They were described in 1936 by Alan Turing.

Historical background: computational machinery

Robin Gandy (1919-1995)—a student of Alan Turing (1912-1954) and his life-long friend—traces the lineage of the notion of "calculating machine" back to Babbage (circa 1834) and actually proposes "Babbage's Thesis":

That the whole of development and operations of analysis are now capable of being executed by machinery —(italics in Babbage as cited by Gandy, p. 54) Phroceal

Gandy's analysis of Babbage's Analytical Engine describes the following five operations (cf p. 52-53):

1. The arithmetic functions +, -, \times where - indicates "proper" subtraction x - y = 0 if $y \ge x$

2. Any sequence of operations is an operation

3. Iteration of an operation (repeating n times an operation P)

4. Conditional iteration (repeating n times an operation P conditional on the "success" of test T)

5. Conditional transfer (i.e. conditional "goto")

all arrone actually Gandy states that "the functions which can be calculated by (1), (2), and (4) are precisely those which are Turing computable." (p. 53). He cites other proposals for "universal calculating machines" included those of Percy Ludgate (1909), Leonardo Torres y Quevedo

... the emphasis is on programming a fixed iterable sequence of arithmetical operations. The fundamental importance of conditional iteration and conditional transfer for a general theory of calculating machines is not recognized ... -Gandy p. 55

The Entscheidungsproblem (the "decision problem"): Hilbert's tenth question of 1900

(1914), Maurice d'Ocagne (1922), Louis Couffignal (1933), Vannevar Bush (1936), Howard Aiken (1937). However:

With regards to Hilbert's problems posed by the famous mathematician David Hilbert in 1900, an aspect of problem #10 had been floating about for almost 30 years before it was framed precisely. Hilbert's original expression for #10 is as follows:

10. Determination of the solvability of a Diophantine equation. Given a Diophantine equation with any number of unknown quantities and with rational integral coefficients: To devise a process according to which it can be determined in a finite number of operations whether the equation is solvable in rational integers. The Entscheidungsproblem [decision problem for first-order logic] is solved when we know a procedure that allows for any given logical expression to decide by finitely many operations its validity or satisfiability ... The Entscheidungsproblem must be considered the main problem of mathematical logic.

—quoted, with this translation and the original German, in Dershowitz and Gurevich, 2008

By 1922, this notion of "Entscheidungsproblem" had developed a bit, and H. Behmann stated that

... most general form of the Entscheidungsproblem [is] as follows:

A quite definite generally applicable prescription is required which will allow one to decide in a finite number of steps the truth or falsity of a given purely logical assertion ...

—Gandy p. 57, quoting Behmann

Behmann remarks that ... the general problem is equivalent to the problem of deciding which mathematical propositions are true.

—ibid.

If one were able to solve the Entscheidungsproblem then one would have a "procedure for solving many (or even all) mathematical problems".

—*ibid.*, p. 92

By the 1928 international congress of mathematicians Hilbert "made his questions quite precise. First, was mathematics complete ... Second, was mathematics consistent ... And thirdly, was mathematics decidable?" (Hodges p. 91, Hawking p. 1121). The first two questions were answered in 1930 by Kurt Gödel at the very same meeting where Hilbert delivered his retirement speech (much to the chagrin of Hilbert); the third—the Entscheidungsproblem—had to wait until the mid-1930s.

The problem was that an answer first required a precise definition of "definite general applicable prescription", which Princeton professor Alonzo Church would come to call "effective calculability", and in 1928 no such definition existed. But over the next 6-7 years Emil Post developed his definition of a worker moving from room to room writing and erasing marks per a list of instructions (Post 1936), as did Church and his two students Stephen Kleene and J. B. Rosser by use of Church's lambda-calculus and Gödel's recursion theory (1934). Church's paper (published 15 April 1936) showed that the Entscheidungsproblem was indeed "undecidable" and beat Turing to the punch by almost a year (Turing's paper submitted 28 May 1936, published January 1937). In the meantime, Emil Post submitted a brief paper in the fall of 1936, so Turing at least had priority over Post. While Church refereed Turing's paper, Turing had time to study Church's paper and add an Appendix where he sketched a proof that Church's lambda-calculus and his machines would compute the same functions.

But what Church had done was something rather different, and in a certain sense weaker. ... the Turing construction was more direct, and provided an argument from first principles, closing the gap in Church's demonstration.

—Hodges p. 112

And Post had only proposed a definition of calculability and criticized Church's "definition", but had proved nothing.

Alan Turing's a- (automatic-)machine

In the spring of 1935 Turing as a young Master's student at King's College Cambridge, UK, took on the challenge; he had been stimulated by the lectures of the logician M. H. A. Newman "and learned from them of Gödel's work and the Entscheidungsproblem ... Newman used the word 'mechanical' ... In his obituary of Turing 1955 Newman writes:

To the question 'what is a "mechanical" process?' Turing returned the characteristic answer 'Something that can be done by a machine' and he embarked on the highly congenial task of analysing the general notion of a computing machine.

—Gandy, p. 74

Gandy states that:

I suppose, but do not know, that Turing, right from the start of his work, had as his goal a proof of the undecidability of the Entscheidungsproblem. He told me that the 'main idea' of the paper came to him when he was lying in Grantchester meadows in the summer of 1935. The 'main idea' might have either been his analysis of computation or his realization that there was a universal machine, and so a diagonal argument to prove unsolvability.

—*ibid.*, p. 76

While Gandy believed that Newman's statement above is "misleading", this opinion is not shared by all. Turing had a life-long interest in machines: "Alan had dreamt of inventing typewriters as a boy; [his mother] Mrs. Turing had a typewriter; and he could well have begun by asking himself what was meant by calling a typewriter 'mechanical'" (Hodges p. 96). While at Princeton pursuing his PhD, Turing built a Boolean-logic multiplier (see below). His PhD thesis, titled "Systems of Logic Based on Ordinals", contains the following definition of "a computable function":

It was stated above that 'a function is effectively calculable if its values can be found by some purely mechanical process'. We may take this statement literally, understanding by a purely mechanical process one which could be carried out by a machine. It is possible to give a mathematical description, in a certain normal form, of the structures of these machines. The development of these ideas leads to the author's definition of a computable function, and to an identification of computability with effective calculability. It is not difficult, though somewhat laborious, to prove that these three definitions [the 3rd is the λ -calculus] are equivalent.

—Turing (1939) in *The Undecidable*, p. 160

When Turing returned to the UK he ultimately became jointly responsible for breaking the German secret codes created by encryption machines called "The Enigma"; he also became involved in the design of the ACE (Automatic Computing Engine), "[Turing's] ACE proposal was effectively self-contained, and its roots lay not in the EDVAC [the USA's initiative], but in his own universal machine" (Hodges p. 318). Arguments still continue concerning the origin and nature of what has been named by Kleene (1952) Turing's Thesis. But what Turing *did prove* with his computational-machine model appears in his paper *On Computable Numbers, With an Application to the Entscheidungsproblem* (1937):

[that] the Hilbert Entscheidungsproblem can have no solution ... I propose, therefore to show that there can be no general process for determining whether a given formula U of the functional calculus K is provable, i.e. that there can be no machine which, supplied with any one U of these formulae, will eventually say whether U is provable.

—from Turing's paper as reprinted in *The Undecidable*, p. 145

Turing's example (his second proof): If one is to ask for a general procedure to tell us: "Does this machine ever print 0", the question is "undecidable".

1937-1970: The "digital computer", the birth of "computer science"

In 1937, while at Princeton working on his PhD thesis, Turing built a digital (Boolean-logic) multiplier from scratch, making his own electromechanical relays (Hodges p. 138). "Alan's task was to embody the logical design of a Turing machine in a network of relay-operated switches ..." (Hodges p. 138). While Turing might have been just curious and experimenting, quite-earnest work in the same

direction was going in Germany (Konrad Zuse (1938)), and in the United States (Howard Aiken) and George Stibitz (1937); the fruits of their labors were used by the Axis and Allied military in World War II (cf Hodges p. 298–299). In the early to mid-1950s Hao Wang and Marvin Minsky reduced the Turing machine to a simpler form (a precursor to the Post-Turing machine of Martin Davis); simultaneously European researchers were reducing the new-fangled electronic computer to a computer-like theoretical object equivalent to what was now being called a "Turing machine". In the late 1950s and early 1960s, the coincidentally-parallel developments of Melzak and Lambek (1961), Minsky (1961), and Shepherdson and Sturgis (1961) carried the European work further and reduced the Turing machine to a more friendly, computer-like abstract model called the counter machine; Elgot and Robinson (1964), Hartmanis (1971), Cook and Reckhow (1973) carried this work even further with the register machine and random access machine models—but basically all are just multi-tape Turing machines with an arithmetic-like instruction set.

1970-present: the Turing machine as a model of computation

Today the counter, register and random-access machines and their sire the Turing machine continue to be the models of choice for theorists investigating questions in the theory of computation. In particular, computational complexity theory makes use of the Turing machine:

Depending on the objects one likes to manipulate in the computations (numbers like nonnegative integers or alphanumeric strings), two models have obtained a dominant position in machine-based complexity theory:

the off-line multitape Turing machine..., which represents the standard model for string-oriented computation, and the random access machine (RAM) as introduced by Cook and Reckhow ..., which models the idealized Von Neumann style computer.

-van Emde Boas 1990:4

Only in the related area of analysis of algorithms this role is taken over by the RAM model.

—van Emde Boas 1990:16

Kantorovitz (2005),^[4] was the first to show the most simple obvious representation of Turing Machines published academically which unifies Turing Machines with mathematical analysis and analog computers.

See also

- Algorithm, for a brief history of some of the inventions and the mathematics leading to Turing's definition of what he called his "a-machine"
- · Arithmetical hierarchy
- Bekenstein bound; Because they have an infinite tape,
 Turing machines are physically impossible if they are to have a finite size and bounded energy.
- BlooP and FlooP
- Busy beaver
- Chaitin constant or Omega (computer science) for information relating to the halting problem
- Church-Turing thesis, which says Turing machines can perform any computation that can be performed
- Conway's Game of Life, a Turing-complete cellular automaton
- Genetix a virtual machine created by Bernard Hodson containing only 34 executable instructions.
- Gödel, Escher, Bach: An Eternal Golden Braid, an influential book largely about the Church-Turing Thesis.

- Halting problem, for more references
- Harvard architecture
- Hyperbrain a theoretical model of the brain
- Langton's ant and Turmites, simple two-dimensional analogues of the Turing machine.
- Modified Harvard architecture
- Probabilistic Turing machine
- Quantum Turing machine
- Turing completeness, an attribute used in computability theory to describe computing systems with power equivalent to a universal Turing machine.
- Turing switch
- Turing tarpit, any computing system or language which, despite being Turing complete, is generally considered useless for practical computing.
- Von Neumann architecture

Notes

^ The idea came to him in mid-1935 (perhaps, see more in the History section) after a question posed by M. H. A. Newman in his lectures -"Was there a definite method, or as Newman put it, a mechanical process which could be applied to a mathematical statement, and which
would come up with the answer as to whether it was provable" (Hodges 1983:93). Turing submitted his paper on 31 May 1936 to the London
Mathematical Society for its Proceedings (cf Hodges 1983:112), but it was published in early 1937 -- offprints available February 1937 (cf
Hodges 1983:129).

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

6.004 Computation Structures Lab #4

Preparation: the description of Turing Machines in Lecure #10 "Models of Computation" will be useful when working on this lab.

Turing Machine Simulation: TMSim

The goal of this lab is write the FSM controller for a Turing Machine (TM) which checks to see if the string of left and right parentheses it finds on its input tape "balance".

The TM has a doubly-infinite tape with discrete symbol positions (cells) each of which contains one of a finite set of symbols. The control FSM has one input: the symbol found in the current cell. The FSM produces several outputs: the symbol to be written into the current cell and a motion control that determines how the head should move. In our simulation, the tape is displayed horizontally, so the tape can move left, right, or stay where it is.

The operation of the TM is specified by a file containing one or more of the following statements:

// comment

Need to lead about Turing mauhimes

C++-style comment: ignore characters starting with the '//' and continuing to the end of the current line.

/* */

C-style comment: ignore characters between "/*" and "*/". Note that the ignored characters may include newlines; this type of comment can be used to comment-out multiple lines of your file.

symbols symbol ...

Declare one or more tape symbols. The symbol "—" (dash) is predefined and is used to indicate that a tape cell is blank. You have to declare symbols you use in an action statement (see below). A symbol can be any sequence of non-whitespace characters not including "/" or the quote character. If you want to declare a symbol containing whitespace, "/" or quote, you must enclose the symbol in quotes. You can have more than one symbols statement in your file.

states state ...

Declare one or more states. There are two predefined states: "*halt*" and "*error*". The TM simulation will stop if either of these states is reached. The "*error*" state is useful for indicating that the TM has halted due to an unexpected condition. You can have more than one states statement in your file. The first state specified by the first states statement is the starting state for the TM.

action state symbol newstate writesymbol motion

Specify the action performed by the TM when the current state is *state* and the current symbol is *symbol*. First the TM will write *writesymbol* into the current cell of the tape. Then the <u>tape</u> is moved left if "1" is specified for the motion, right if "r" is specified and

remain where it is if "-" is specified. Finally the current state of the control FSM is changed to *newstate* and the TM searches for the next applicable action. If *newstate* is "*halt*" or "*error*", the TM simulation stops. If there is no action specified for the current state and current symbol, the TM enters the "*error*" state. Note that you have to declare any symbols or states you use in an action statement – this requirement is helpful in catching typos.

tape name symbol ...

Specifies the initial configuration of a TM tape, each tape has a name. The various names are displayed as a set of radio buttons at the top of the TM animation – you can select which tape is loaded at reset by clicking on one of the buttons. You can specify which cell of the tape is to be current cell after reset by enclosing the appropriate symbol in square brackets. For example, an initial tape configuration called "test" consisting of three non-blank cells with the head positioned over the middle cell is specified by

tape test 1 [2] 3

If no initial head position is specified, the head is positioned over the leftmost symbol on the tape.

result name symbol ...

Specifies the expected head position and contents of the tape after the TM has finished processing the initial tape configuration called *name*. This statement is used by the checkoff system to verify that your TM has correctly processed each of the test tapes. Whenever the TM enters the "*halt*" state, the final tape configuration is checked against the appropriate result statement if one has been specified and any discrepancies will be reported in the status display at the bottom of the TMSim window.

result1 name symbol

Like result except that only the current symbol is checked against the specified value.

checkoff server assignment checksum

This information is used by TMSim to contact the on-line checkoff server when you invoke the checkoff tool (click the green checkmark in the toolbar). In order to complete the checkoff, you need to have run your TM on all the supplied test tapes and have each of the final configurations match the specified results.

Here's an example file that defines a control FSM with three states (s1, s2 and s3) and two possible tape symbols: "1" and "-" (recall that the "-" symbol is predefined). There is a single tape configuration defined called "test" which consists of a blank tape. The final tape configuration is expected to be a tape containing six consecutive "1" symbols with the head positioned over the second "1". Note that there is an action declared for each possible combination of the three states and two tape symbols.


```
// 3-state busy beaver Turing Machine example
// See how many 1's we can write on a blank tape using
// only a three-state Turing Machine
states s1 s2 s3 // list of state names, first is starting state
```

```
symbols 1
                       // list of symbols (- is blank cell)
                       // initial tape contents, blank in this case
    tape test -
    result test 1 [1] 1 1 1 1 // expected result
     // specify transistions: action state symbol state' write move
           state = the current state of the FSM
     11
     11
           symbol = the symbol read from the current cell
     11
           state' = state on the next cycle
     11
           write = symbol to be written into the current cell
     11
           move = tape movement ("l"=left, "r"=right, "-"=stay put)
    action s1 - s2
                         1 r
    action s1 1 s3
                         1 1
    action s2 - s1
                         1 1
                                                                # semember

5 take and
tape position different!
    action s2 1 s2
                         1 r
    action s3 - s2
                         1 1
    action s3 1 *halt*
                         1 r
To run TMSim, login to your Athena account, add the 6.004 locker and type
```

athena% tmsim [filename]

You can supply an optional filename argument which will be loaded into the FSM editing buffer (you can load and save FSM files from within TMSim too). If no argument is supplied, the buffer is initialized with a sample FSM. After TMSim starts, you'll see a window with the FSM displayed at the bottom and a state/tape animation at the top.



The TM display consists of the following parts:

Tape select radio buttons. Select which of the named test tapes to use when initializing the TM after reset.

Tape display: Shows the current state and symbol.

Speed control. This slider controls the speed of the animation when you press the "Run" button. At the fastest speed, no status updates are performed which leads to a much faster simulation.

"Reset" button. Reset the TM to its initial state and selected tape configuration.

"Step" button. Let the TM progress one state of the FSM.

"Run" button. Like "Step" except the TM will continue running the FSM until it reaches the "*halt*" or "*error*" state, the "Stop" button is pressed, or an error is detected.

"Stop" button. Stop the TM. You can proceed by pressing the "Step" or "Run" button.

"All tests" button. Automates the task of selecting each test tape in turn and clicking the "Run" button. The automated process will stop if an error is detected.

At the bottom of the screen is a state display showing the current cycle count and any discrepancies detected in the final tape configuration when the TM enters the "*halt*" state.

Well-formed parenthesis string checker

Your task is to write the control FSM for a TM that determines if the parenthesis string on its input tape is balanced. Your TM should halt with a current symbol of "1" if the parens balance, or a current symbol of "0" if the parens don't balance. The head should be positioned over the "0" or "1" on the tape. Note that there are no constraints on what the rest of the tape contains.

Here are the test tapes and the expected results. These statements can be found in /mit/6.004/lab4header and should be copied into the front of your TM file. You'll need to add statements declaring your states and actions (and possibly more symbols) in order to complete the TM definition.

```
// Parenthesis matcher Turing Machine
// test tapes and checkoff information
checkoff "6004.csail.mit.edu/currentsemester/6004assignment.doit"
  "Lab #4" 1103641864 // this should be at the end of the line above
symbols ( ) 0 1
tape test1 (
result1 test1 0

tape test2 )
result1 test2 0
tape test3 ( )
```

Tashs

```
result1 test3 1
     test4 ) (
result1 test4 0
tape test5 () () ( (()) ()) ()
result1 test5 0
    test6 () ( ( ( ) ( ( ( ) ) ( ) ) )
result1 test6 0
      test7 () (() ((())))
result1 test7 1
// define additional symbols, your states and actions here...
```

Note that you're welcome to add your own test tapes while debugging your implementation, but you'll need to comment them out before running the checkoff tests (otherwise the checksum mechanism will get confused).

Scoring: The number of points you'll receive is determined by the number of states in your TM definition:

```
) try and do it in 2 6tates
4 points: 2 states
3 points: 3 states
2 points: 4 states
1 point: 5 or more states
```

tooks easy looks to read turing marking

Tuing machine
Declare states
Symbols
tape
actions

Write it parentiese one balanced

tests are provided

So do in 2 states

State is on take about

I it balanced

O it not

State Symbol venetate write symbol motion

current current

So how to do in 2 states? I would do # off set on early an save to tape tren wite inthe to go back and look Can't to #s on tape -must have cause for each # 10 3 -state -ore is a checker -go back on take - (an mark as good - right parent - Then back to left paren 2 States Lift mobil

Ellhalt state does not cont action 51 52 (L Emoves tapo action 51 7 action 52 63 -753 (emove action 63 7 63) action 53 (51 action 52 (52 (need a half - when balanced try this first Need actions for black By - I mean O

Ran H But we don't half and reed 62 -So when we first see -, we should half in any State So make fixed be O and blank be -So first time use 52 or 51 see -, half tor 53 overshot - so to what I fail (halt) Il It shall never see & eller So what dir shad 52 more in When halts shald see answer in curet cell 50 | 51 (Test 10 (In when Test 2(x) Or when see - go left till get to end w/o DU()

The done it reach end	
(I should think more stratesically) not test by test	
Yeah I am off truck Do more states (More left) (Fand 7 1 () (More light) I herge (eplace symbol go back right	it possible
Nove left (Fand 7,1 C) Move 19ht SI (MS2 (MA)	
\$51) 51) \$ 52 (52 (M r 52) 51 0 &	
51 0 - 52 - (52 - done 1 but where is fail!	

Try it (V) Test 1 action 52 () "halt" O () Test 2 Be careful about what is I and O Below play w/ things on pc (1) Test 3 (V) Test 4 acts works Test 5 Unexpected styp this is First long on When he see the I again its like we Me in special "good" state but don't want ven state Weed other way to be succeds Do 53 For now

I think my ideas of states and direction, So I am tailing on ((When see (, I should go right and look for) But that totally messes up my halting system So (go left mark at least ((s& 2) in 52 see (keep going left (52) in 52 See) then nakh go right 53 So rewrite Hare 4 states now 50 gets tests 1-60 After last) go back and check rest before ending I shald think more about halfing So When 11 (11 (1 117117) What should it do ?

t think this is a big broblem Could do new state - rewind ---. Then it reach and again fail? No I have way too many states Use extra symbols normal Stash which (working on Must cechech (Mark first (- ignore rest

Try to find right

Now goa back to of Mark it 1 the heep going left 3 states going left nomal u u q Vo halting I like this of much better! bot to 5 - still blight error Who error passed P-set w/ 3 steles 3/4 pts Mon can I reduce to 2 steps Challenge problem Oh From before was told need all new approach Thi No hints - take away a State TA: Go do your other him

But first (heal of F (V) Dore A flu thoughts on state 2 all are pretty well used Can we Write more to tape? Don't know made right or left I Combine Saw of and not L what he hinted at Or don't heed a go write Write more symbols on tape - Like vrote (with proce symbols of as diff (ando 2 state w/ inst o and 1 - Very Strange 3 state is most elegant

So try w/ wrote 9 05 %
That makes no sense
Ah no -give up too tired

Summary of **B** Instruction Formats

Registers Apr reserved Special cases

Operate Class:

31	26	25	21	20	16	15	11	10		0
10xx	10xxxx		lc_	R	a	R	b		unused	

Usage R31 R31 Always zero R30 XP Exception pointer R29 SP Stack pointer Linkage pointer R28 LP R27 BPBase of frame pointer

OP(Ra,Rb,Rc):

 $Reg[Rc] \leftarrow Reg[Ra] \text{ op } Reg[Rb]$

Opcodes: ADD (plus), SUB (minus), MUL (multiply), DIV (divided by)

AND (bitwise and), OR (bitwise or), XOR (bitwise exclusive or), XNOR (bitwise exclusive nor), CMPEQ (equal), CMPLT (less than), CMPLE (less than or equal) [result = 1 if true, 0 if false] SHL (left shift), SHR (right shift w/o sign extension), SRA (right shift w/ sign extension)

31	26	25	21	20	16	15		0
11xx	11xxxx		le	R	la		literal (two's complement)	

 $OPC(Ra, literal, Rc): Reg[Rc] \leftarrow Reg[Ra] \text{ op } SEXT(literal)$

Opcodes: ADDC (plus), SUBC (minus), MULC (multiply), DIVC (divided by)

ANDC (bitwise and), ORC (bitwise or), XORC (bitwise exclusive or), XNORC (bitwise exclusive nor) CMPEQC (equal), CMPLTC (less than), CMPLEC (less than or equal) [result = 1 if true, 0 if false] SHLC (left shift), SHRC (right shift w/o sign extension), SRAC (right shift w/ sign extension)

Other:

31	26	25	21	20	16	15	0
01.	01xxxx		lc	R	a	lite	eral (two's complement)

LD(Ra,literal,Rc):

 $Reg[Rc] \leftarrow Mem[Reg[Ra] + SEXT(literal)]$

ST(Rc,literal,Ra):

 $Mem[Reg[Ra] + SEXT(literal)] \leftarrow Reg[Rc]$

JMP(Ra,Rc):

 $Reg[Rc] \leftarrow PC + 4$; $PC \leftarrow Reg[Ra]$

BEQ/BF(Ra,label,Rc):

 $Reg[Rc] \leftarrow PC + 4$; if Reg[Ra] = 0 then $PC \leftarrow PC + 4 + 4*SEXT(literal)$

BNE/BT(Ra,label,Rc):

 $Reg[Rc] \leftarrow PC + 4$; if $Reg[Ra] \neq 0$ then $PC \leftarrow PC + 4 + 4*SEXT(literal)$

LDR(label,Rc):

 $Reg[Rc] \leftarrow Mem[PC + 4 + 4*SEXT(literal)]$

Opcode Table: (*optional opcodes)

2:0								
5:3	000	001	010	011	100	101	110	111
000								
001								
010								
011	LD	ST		JMP	BEQ	BNE		LDR
100	ADD	SUB	MUL*	DIV*	CMPEQ	CMPLT	CMPLE	
101	AND	OR	XOR	XNOR	SHL	SHR	SRA	
110	ADDC	SUBC	MULC*	DIVC*	CMPEQC	CMPLTC	CMPLEC	
111	ANDC	ORC	XORC	XNORC	SHLC	SHRC	SRAC	

6.004 Recitation

MB named after OEC'S &

Memory LD, ST, LDR

I load, Store architecture Only instructions that touch main meany

Change PC BINE, BNQ, JMP

Opeate RCE Rb op Ra & RCE Ra op stx (cont)

L Do the work

- All A does most of this

LE - Le seperate registers rext

to each other

out

Memory in


WE - LAWADR & also take addresses

CHA - RADR & Size 240

Size 2 A . k memory

(Z)\	
Thinh of this as k-bit registers stacked to getter	
Can select which of the registers to read from Limitipler could be used	
I actually has 2 inputs to read 2 at	ONC
Often it uses less déglaters than les just multiplexes L'optimizations reduce # gates neèle	
So in Beta small and of memory in cegisters Luses a little memory thip (described above)	
have 32 of them RO, RI,, R31 R31 is special -always reads O	
So Pass around 5-bit instruction/pointer to the men L call Ra, Rb, Rc Evaluable hared place holders	107

al. Write assembly lang program Load value from memory whose pointer is called x Do 2 diff things based on side if x 2 0 x 8000 LD (R31, x, RØ) 76 we load EA = Reg[R3]] + X *Headine Flook up R31 16 b. Cons Constant (always 0) 6 QRO Cont 231 OPP I must be LOX 8000 0000000 16 Tpad ODS in Front to make, 32-bit long



assembly larg for $\alpha = b + 3 \times c$ Steps

1. Load

2. Operate

3. Store result

> a, b, c are stored in memory know the locations of their memory Lubiuh is < 0 x 8000

before (a) Long (o) Eneed to letire a, b, c bilong (0) cilong (0) this is defined in the assembler me Nothing happening on Beta

While registers or memory

(a,b,c) are locations in memory

(an also Say We've assumed trese

Docations in memory have

been the filled load from and store LO(231, b, R()) LO(R31, c, R1) MVLC, (R1, 3, Q1) must but a here to say 3 is a constant e the Rs we put in front of #s are only nice for Us. Assembler ignores ADD (RI, RO, AI) St (a1 ,a, a31) Knormally compilers manage which registes to use (an also say ST(R1,4)

Assembler converts these instructions to our 32 bit words

if (a 76) (=17) LO(a, R4) LD(b, M1) I same as above CMPLT (RL, RO, RZ) « bla Loit falso BF (R2, x123) = branch it Fase (ald also do arand instaction [ADD ((A31, 17, AZ) BEQ (R3, X/23,131) St (A2, C) X 123; La - Teare blank The assempler actually convects this to a magic #- that is The address in memory that halds this label B. Uses byte addressing

Converting assembly larg to actual bits I=0x 5768 B=0x1234 LD(A31, I, Rd)

Ra Canot Re

T | le LD(I, RP) Typically other architectures more aways

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

6.004 Computation Structures BSim

Introduction to BSim

BSim is a simulator for the 6.004 Beta architecture. The BSim user interface is very similar to JSim's: there's a simple editor for typing in your program and some tools for assembling the program into binary, loading the program into the simulated Beta's memory, executing the program and examining the results.

To run BSim, login to an Athena console. After signing onto the Athena station, add the 6.004 locker to gain access to the design tools and model files (you only have to do this once each session):

athena% add 6.004

Start BSim running in a separate window by typing

athena% bsim &

It can take a few moments for the Java runtime system to start up, please be patient! BSim takes as input a *assembly language program* to be executed. The initial BSim window is a very simple editor that lets you enter and modify your netlist. If you use a separate editor to create your netlists, you can have BSim load your netlist files when it starts:

athena% bsim filename ... filename &

There are various handy buttons on the BSim toolbar:

- Exit. Asks if you want to save any modified file buffers and then exits BSim.
- New file. Create a new edit buffer called "untitled". Any attempts to save this buffer will prompt the user for a filename.
- Open file. Prompts the user for a filename and then opens that file in its own edit buffer. If the file has already been read into a buffer, the buffer will be reloaded from the file (after asking permission if the buffer has been modified).
- Close file. Closes the current edit buffer after asking permission if the buffer has been modified.
- Reload file. Reload the current buffer from its source file after asking permission if the buffer has been modified. This button is useful if you are using an external

editor to modify the netlist and simply want to reload a new version for simulation.



Save file. If any changes have been made, write the current buffer back to its source file (prompting for a file name if this is an untitled buffer created with the "new file" command). If the save was successful, the old version of the file is saved with a ".bak" extension.



Save file, specifying new file name. Like "Save file" but prompts for a new file name to use.



Save all files. Like "save file" but applied to all edit buffers.



Assemble the current buffer, i.e., convert it into binary and load it into the simulated Beta's memory. Any errors detected will be flagged in the editor window and described in the message area at the bottom of the window. If the assembly completes successfully, a window showing the Beta datapath is created from which you can start execution of the program.



Assemble the current buffer and output the resulting binary to a file whose name is the same as source file for the current buffer with ".bin" appended.



Using information supplied in the checkoff file, check for specified memory values. If all the checks are successful, submit the program to the on-line assignment system.

The Display window has some additional toolbar buttons that are used to control the simulation. The values shown in the window reflect the values on Beta signals after the current instruction has been fetched and executed but just before the register file is updated at the end of the cycle.



Stop execution and update the datapath display.



Reset the contents of the PC and registers to 0, and memory locations to the values they had just after assembly was complete. You have to stop a running simulation before a reset.



Start simulation and run until a HALT() instruction is executed or a breakpoint is reached. You can stop a running simulation using the stop control described above. For maximum simulation speed, the datapath display is not updated until the simulation is stopped.

Step by step

Execute the program for a single cycle and then update the display. Very useful for following your program's operation instruction-by-instruction.



Toggle visualization between the programmer's panel (the default) and the animated datapath.



Bring up a window that let's you configure the cache parameters for main memory.

If ".options tty" is specified by the program, a small 5-line typeout window appears at the bottom of the datapath window. You can output characters to this window by executing a WRCHAR() instruction after placing the character value in R0. The tty option also allows for type-in: any character typed by the user causes an interrupt to location 12; RDCHAR() can be used to fetch the character value into R0. Clicking the mouse will cause an interrupts to location 16; CLICK() can be used to fetch the coordinates of the last click into R0. The coordinates are encoded as (x << 16)+y, or -1 if there has been no mouse click since the last call to CLICK().

de (onsa)

If ".options clock" is specified by the program, an interrupt to location 8 is generated every 10,000 cycles. (Remember though that interrupts are disabled until the program enters user mode - see section 6.3 of the Beta documentation.)

Introduction to assembly language

BSim incorporates an assembler: a program that converts text files into binary memory data. The simplest assembly language program is a sequence of numerical values which are converted to binary and placed in successive byte locations in memory:

| Comments begin with vertical bar and end at a newline

37 3 255 | decimal (the default radix) 0b100101 | binary (note the Ob prefix) 0x25 | hexadecimal (note the 0x prefix) | character constants

Values can also be expressions; e.g., the source file

24 - 0x1 4*0b110-1 37+0b10-0x10

generates 4 bytes of binary output, each with the value 23. Note the operators have no precedence – you have to use parentheses to avoid simple left-to-right evaluation. The available operators are

unary minus

bit-wise complement

addition

subtraction

multiplication

So assemble does this - not the betain

6.004 Computation Structures

BSim

- / division
- % modulo (result is always positive!)
- >> right shift
- << left shift

We can also define symbols for use in expressions:

```
x = 0x1000 | address in memory of variable X y = 0x10004 | another address | Symbolic names for registers | RO = 0 | R1 = 1 | ... | R31 = 31
```

Note that symbols are case-sensitive: "Foo" and "foo" are different symbols. A special symbol named "." (period) means the address of the next byte to be filled by the assembler:

Labels are symbols that represent memory address. They can be set with the following special syntax:

```
X: | this is an abbreviation for X = . Oh Saw (A recitation for X = .)
```

For example the table on the left shows what main memory will contain after assembling the program on the right.

Macros are parameterized abbreviations:

```
| macro to generate 4 consecutive bytes
.macro consec(n) n n+1 n+2 n+3
| invocation of above macro
consec(37)
```

The macro invocation above has the same effect as

37 38 39 40

AC MA Samones of so

Note that macros evaluate their arguments and substitute the resulting value for occurrences of the corresponding formal parameter in the body of the macro. Here are some macros for breaking multi-byte data into byte-size chunks

```
| assemble into bytes, little-endian format .macro WORD(x) x^2256 (x/256)^2256 .macro LONG(x) WORD(x) WORD(x>>16) LONG(0xdeadbeef)
```

Has the same effect as

```
0xef 0xbe 0xad 0xde
```

The body of the macro includes the remainder of the line on which the .macro directive appears. Multi-line macros can be defined by enclosing the body in "{" and "}".

beta.uasm contains symbol definitions for all the registers (R0, ..., R31, BP, LP, SP, XP, r0, ..., r31, bp, lp, sp, xp) and macro definitions for all the Beta instructions:

```
OP(Ra, Rb, Rc)
                         Reg[Rc] \leftarrow Reg[Ra] op Reg[Rb]
                         ADD, SUB, MUL, DIV, AND, OR, XOR
                         CMPEQ, CMPLT, CMPLE, SHL, SHR, SRA
OPC Ra, literal, Rc) Reg[Rc] \leftarrow Reg[Ra] op SEXT(literal<sub>15:0</sub>)
                          ADDC, SUBC, MULC, DIVC, ANDC, ORC, XORC
                          CMPEQC, CMPLTC, CMPLEC, SHLC, SHRC, SRAC
LD(Ra, literal, Rc)
                         Reg[Rc] \leftarrow Mem[Reg[Ra] + SEXT(literal)]
ST(Rc, literal, Ra)
                         Mem[Reg[Ra] + SEXT(literal)] \leftarrow Reg[Rc]
                          Reg[Rc] \leftarrow PC + 4; PC \leftarrow Reg[Ra]
JMP(Ra, Rc)
BEQ/BF(Ra, label, Rc) Reg[Rc] \leftarrow PC + 4; if Reg[Ra] = 0 then PC \leftarrow PC + 4 + 4*SEXT(literal)
BNE/BT (Ra, label, Rc) Reg[Rc] \leftarrow PC + 4; if Reg[Ra] \neq 0 then PC \leftarrow PC + 4 + 4*SEXT(literal)
LDR (Ra, label, Rc)
                         Reg[Rc] \leftarrow Mem[PC + 4 + 4*SEXT(literal)]
```

Also included are some convenience macros: Short with

```
LD(label, Rc)
                       expands to LD(R31, label, Rc)
ST(Ra, label)
                       expands to ST(Ra, label, R31)
BR(label)
                       expands to BEQ(R31, label, R31)
CALL(label)
                       expands to BEQ(R31, label, LP)
RTN()
                       expands to JMP(LP)
DEALLOCATE (n)
                       expands to SUBC(SP, n*4, SP)
MOVE (Ra, Rc)
                       expands to ADD(Ra, R31, Rc)
                       expands to ADDC(R31, literal, Rc)
CMOVE (literal, Rc)
                      expands to ADDC(SP,4,SP) ST(Ra,-4,SP) expands to LD(SP,-4,Rc) ADDC(SP,-4,SP) 2
PUSH(Ra)
POP (Rc)
HALT()
                       cause the simulator to stop execution
```

The following is a complete example assembly language program:

.include /mit/6.004/bsim/beta.uasm start assembling at location 0 = 0LD(input, r0) | put argument in r0 | call the procedure (= BR(bitrev, r28)) CALL(bitrev) HALT() reverse the bits in r0, leave result in r1 bitrev: CMOVE (32, r2) | loop counter clear output register CMOVE(0, r1)loop: | get low-order bit ANDC(r0,1,r3)| shift output word by 1 SHLC(r1,1,r1) | OR in new low-order bit OR (r3, r1, r1) | done with this input bit SHRC(r0,1,r0)| decrement loop counter SUBC(r2,1,r2)| repeat until done BNE (r2, loop) | return to caller / (= JMP(r28)) RTN() to return input: 32-bit input (in HEX) LONG(0x12345)

The BSim assembly language processor includes a few helpful directives:

.include filename

Process the text found in the specified file at this point in the assembly.

.align

.align expression

Increment the value of "." until it is 0 modulo the specified value, e.g., ".align 4" moves to the next word boundary in memory. A value of 4 is used if no expression is given.

.ascii "chars..."

Assemble the characters enclosed in quotes into successive bytes of memory. C-like escapes can be used for non-printing characters.

.text "chars..."

Like .ascii except an additional 0 byte is added to the end of the string in memory.

.breakpoint

Stop the Beta simulator if it fetches an instruction from the current location (i.e., the value of "." at the point the .breakpoint directive occurred). You can define as many breakpoints as you want.

.protect

This directive indicates that subsequent bytes output by the assembler are "protected," causing the simulator to halt if a ST instruction tries to overwrite their value. This directive is useful for protecting code (e.g., the checkoff program) from being overwritten by errant programs.

har is this implemented.

.unprotect

The opposite of .protect – subsequent bytes output by the assembler are not protected and can be overwritten by the program.

.options ...

Used to configure the simulator. Available options:

clk enable periodic clock interrupts to location 8

noclk disable clock interrupts (default)

div simulate the DIV instruction (default)

nodiv make the DIV opcode an illegal instruction

mul simulate the MUL instruction (default)
nomul make the MUL opcode an illegal instruction

kalways don't let program enter user mode (ie, supervisor bit is always 1)

nokalways allow program to enter user mode (default)

tty enable RDCHAR(), WRCHAR(), CLICK() (see end of first section) notty RDCHAR(), WRCHAR(), CLICK() are disabled (default)

C₁

annotate if BP is non-zero, label stack frames in the programmer's panel noannotate don't annotate stack frames (default)

- .pcheckoff ...
- .tcheckoff ...
- .verify ...

Supply checkoff information to the simulator.

Twhy - For testing?

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

6.004 Computation Structures


B Documentation

1. Introduction

This handout is a reference guide for the β , the RISC processor design for 6.004. This is intended to be a complete and thorough specification of the programmer-visible state and instruction set.

2. Machine Model

The β is a general-purpose 32-bit architecture: all registers are 32 bits wide and when loaded with an address can point to any location in the byte-addressed memory. When read, register 31 is always 0; when written, the new value is discarded.



3. Instruction Encoding

Each β instruction is 32 bits long. All integer manipulation is between registers, with up to two source operands (one may be a sign-extended 16-bit literal), and one destination register. Memory is referenced through load and store instructions that perform no other computation. Conditional branch instructions are separated from comparison instructions: branch instructions test the value of a register that can be the result of a previous compare instruction.

There are only two types of instruction encoding: Without Literal and With Literal. Instructions without literals include arithmetic and logical operations between two registers whose result is placed in a third register. Instructions with literals include all other operations.

Like all signed quantities on the β , an instruction's literal is represented in two's complement.

3.1 Without Literal

31	26	25	21	20	16	15	11	10	off toll along	0
Opc	ode	R	CC	R	la	R	b	Hisna	unused	1 0/9

3.2 With Literal

31 26	25 21	20 16	15	110-1-10
Opcode	Rc	Ra	literal (two's comp	olement)
4. Instruction S	ummary	lite	ral = 7 specified	he/e

4. Instruction Summary

Below are listed the 32 β instructions and their 6-bit opcodes. For detailed instruction operations, see the following section.

Mnemonic	Opcode	Mnemonic	Opcode
ADD	0x20	CMPLE	0x26
ADDC	0x30	CMPLEC	0x36
AND	0x28	CMPLT	0x25
ANDC	0x38	CMPLTC	0x35
BEQ	0x1D	DIV	0x23
BNE	0x1E	DIVC	0x33
CMPEQ	0x24	JMP	0x1B
CMPEOC	0x34	LD	0x18

Mnemonic	Opcode
LDR	0x1F
MUL	0x22
MULC	0x32
OR	0x29
ORC	0x39
SHL	0x2C
SHLC	0x3C
SHR	0x2D

Mnemonic	Opcode
SHRC	0x3D
SRA	0x2E
SRAC	0x3E
SUB	0x21
SUBC	0x31
ST	0x19
XOR	0x2A
XORC	0x3A

5. Instruction Specifications

This section contains the specifications for the β instructions, listed alphabetically by mnemonic. No timing-dependent information is given: it is specifically assumed that there are no pathological timing interactions between instructions in this specification. Each instruction is considered atomic and is presumed to complete before the next instruction is executed. No assumptions are made about branch prediction, instruction prefetch, or memory caching. written for people who have used other processors

Usage: ADD(Ra,Rb,Rc) / VOAGE Jt this word order | 11/1/1

Rb

unused

Operation: PC PC + 4 revit | rotation (normal)

Reg[Rc] Reg[Ra] + Reg[Rb]

100000

The contents of register Ra are added to the contents of register Rb and the 32-bit sum is written to Rc. This instruction computes no carry or overflow information. If desired, this can be computed through explicit compare instructions.

5.2 ADDC

Opcode:

Usage: ADDC(Ra,literal,Rc)

Opcode: 110000 Rc Ra literal

Operation: $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] + SEXT(literal)$

The contents of register Ra are added to *literal* and the 32-bit sum is written to Rc. This instruction computes no carry or overflow information. If desired, this can be computed through explicit compare instructions.

5.3 AND

Usage: AND(Ra,Rb,Rc)

Opcode: 101000 Rc Ra Rb unused

Operation: $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] \& Reg[Rb]$

This performs the bitwise boolean AND function between the contents of register Ra and the contents of register Rb. The result is written to register Rc.

5.4 ANDC

Usage: ANDC(Ra,literal,Rc)
Opcode: 111000 Rc Ra literal

Operation: $PC \leftarrow PC + 4$ $Reg[Rc] \leftarrow Reg[Ra] \& SEXT(literal)$

This performs the bitwise boolean AND function between the contents of register Ra and *literal*. The result is written to register Rc.

5.5 BEQ/BF

Usage:

BEO(Ra, label, Rc)

BF(Ra, label, Rc)

Opcode:

011101

Ra

Rc

literal

Operation:

literal = ((OFFSET(label) – OFFSET(current instruction)) / 4)–1

 $PC \leftarrow PC + 4$

 $EA \leftarrow PC + 4*SEXT(literal)$ $TEMP \leftarrow Reg[Ra]$

 $Reg[Rc] \leftarrow PC$

if TEMP = 0 then PC \leftarrow EA

The PC of the instruction following the BEQ instruction (the updated PC) is written to register Rc. If the contents of register Ra are zero, the PC is loaded with the target address; otherwise, execution continues with the next sequential instruction.

The displacement *literal* is treated as a signed word offset. This means it is multiplied by 4 to convert it to a byte offset, sign extended to 32 bits, and added to the updated PC to form the target address. cregistes are letters here ?

5.6 BNE/BT

Usage:

BNE(Ra, label, Rc)

BT(Ra, label, Rc)

Opcode:

011110

Rc Ra literal

Operation:

literal = $((OFFSET(label) - OFFSET(current instruction)) \div 4)-1$

 $PC \leftarrow PC + 4$

 $EA \leftarrow PC + 4*SEXT(literal)$

 $TEMP \leftarrow Reg[Ra]$

 $Reg[Rc] \leftarrow PC$

if TEMP \neq 0 then PC \leftarrow EA

The PC of the instruction following the BNE instruction (the updated PC) is written to register Rc. If the contents of register Ra are non-zero, the PC is loaded with the target address; otherwise, execution continues with the next sequential instruction.

The displacement *literal* is treated as a signed word offset. This means it is multiplied by 4 to convert it to a byte offset, sign extended to 32 bits, and added to the updated PC to form the target address.

- no variables From 1st line here

5.7 CMPEQ

Usage:

CMPEQ(Ra,Rb,Rc)

Opcode:

100100 Rc Ra Rb unused

Operation:

 $PC \leftarrow PC + 4$

if Reg[Ra] = Reg[Rb] then $Reg[Rc] \leftarrow 1$ else $Reg[Rc] \leftarrow 0$

If the contents of register Ra are equal to the contents of register Rb, the value one is written to register Rc; otherwise zero is written to Rc.

5.8 CMPEQC

Usage:

CMPEQC(Ra,literal,Rc)

Opcode:

110100 Rc Ra literal

Operation:

 $PC \leftarrow PC + 4$

if Reg[Ra] = SEXT(literal) then $Reg[Rc] \leftarrow 1$ else $Reg[Rc] \leftarrow 0$

If the contents of register Ra are equal to *literal*, the value one is written to register Rc; otherwise zero is written to Rc.

5.9 CMPLE

Usage:

CMPLE(Ra,Rb,Rc)

Opcode:

100110 Rc Ra Rb unused

Operation:

 $PC \leftarrow PC + 4$

if $Reg[Ra] \le Reg[Rb]$ then $Reg[Rc] \leftarrow 1$ else $Reg[Rc] \leftarrow 0$

If the contents of register Ra are less than or equal to the contents of register Rb, the value one is written to register Rc; otherwise zero is written to Rc.

5.10 CMPLEC

Usage:

CMPLEC(Ra, literal, Rc)

Opcode:

110110 Rc Ra literal

Operation:

 $PC \leftarrow PC + 4$

if $Reg[Ra] \le SEXT(literal)$ then $Reg[Rc] \leftarrow 1$ else $Reg[Rc] \leftarrow 0$

If the contents of register Ra are less than or equal to *literal*, the value one is written to register Rc; otherwise zero is written to Rc.

5.11 CMPLT

Usage:

CMPLT(Ra,Rb,Rc)

Opcode:

100101 Rc Ra Rb unused

Operation:

 $PC \leftarrow PC + 4$

if Reg[Ra] < Reg[Rb] then $Reg[Rc] \leftarrow 1$ else $Reg[Rc] \leftarrow 0$

If the contents of register Ra are less than the contents of register Rb, the value one is written to register Rc; otherwise zero is written to Rc.

5.12 CMPLTC

Usage:

CMPLTC(Ra,literal,Rc)

Opcode:

110101 Rc Ra literal

Operation:

 $PC \leftarrow PC + 4$

if Reg[Ra] < SEXT(literal) then $Reg[Rc] \leftarrow 1$ else $Reg[Rc] \leftarrow 0$

If the contents of register Ra are less than *literal*, the value one is written to register Rc; otherwise zero is written to Rc.

5.13 DIV

Usage:

DIV(Ra,Rb,Rc)

Opcode:

100011 Rc Ra Rb unused

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] / Reg[Rb]$

The contents of register Ra are divided by the contents of register Rb and the low-order 32 bits of the quotient are written to Rc.

5.14 DIVC

Usage:

DIVC(Ra,literal,Rc)

Opcode:

110011 Rc Ra literal

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] / SEXT(literal)$

The contents of register Ra are divided by *literal* and the low-order 32 bits of the quotient is written to Rc.

5.15 JMP

Usage:

JMP(Ra,Rc)

Opcode:

Operation:

 $PC \leftarrow PC+4$

 $EA \leftarrow Reg[Ra] \& 0xFFFFFFFC$

 $Reg[Rc] \leftarrow PC$ $PC \leftarrow EA$

The PC of the instruction following the JMP instruction (the updated PC) is written to register Rc, then the PC is loaded with the contents of register Ra. The low two bits of Ra are masked to ensure that the target address is aligned on a 4-byte boundary. Ra and Rc may specify the same register; the target calculation using the old value is done before the assignment of the new value. The unused literal field should be filled with zeroes. Note that JMP can clear the supervisor bit (bit 31 of the PC) but not set it – see section 6.3 for details.

5.16 LD

Usage:

LD(Ra,literal,Rc)

Opcode:

011000 Rc Ra literal

Operation:

 $PC \leftarrow PC+4$

 $EA \leftarrow Reg[Ra] + SEXT(literal)$

 $Reg[Rc] \leftarrow Mem[EA]$

The effective address EA is computed by adding the contents of register Ra to the sign-extended 16-bit displacement *literal*. The location in memory specified by EA is read into register Rc.

5.17 LDR

Usage:

LDR(label.Rc)

Opcode:

011111 Rc 11111 literal

Operation:

literal = ((OFFSET(label) – OFFSET(current instruction)) / 4)–1

 $PC \leftarrow PC + 4$

 $EA \leftarrow PC + 4*SEXT(literal)$

 $Reg[Rc] \leftarrow Mem[EA]$

The effective address EA is computed by multiplying the sign-extended *literal* by 4 (to convert it to a byte offset) and adding it to the updated PC. The location in memory specified by EA is read into register Rc. The Ra field is ignored and should be 11111 (R31). The supervisor bit (bit 31 of the PC) is ignored (i.e., treated as zero) when computing EA.

5.18 MUL

Usage:

MUL(Ra,Rb,Rc)

Opcode:

100010 Rc Ra Rb unused

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] * Reg[Rb]$

The contents of register Ra are multiplied by the contents of register Rb and the low-order 32 bits of the product are written to Rc.

5.19 MULC

Usage:

MULC(Ra,literal,Rc)

Opcode:

110010

Ra

literal

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] * SEXT(literal)$

The contents of register Ra are multiplied by *literal* and the low-order 32 bits of the product are written to Rc.

5.20 OR

Usage:

OR(Ra,Rb,Rc)

Opcode:

101001 Rc

unused

literal

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] \mid Reg[Rb]$

This performs the bitwise boolean OR function between the contents of register Ra and the contents of register Rb. The result is written to register Rc.

Rb

5.21 ORC

Usage:

ORC(Ra, literal, Rc)

Opcode:

111001 Rc

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] \mid SEXT(literal)$

This performs the bitwise boolean OR function between the contents of register Ra and *literal*. The result is written to register Rc.

Ra

5.22 SHL

Usage:

SHL(Ra,Rb,Rc)

Opcode:

101100 Rc Ra Rb unused

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] << Reg[Rb]_{4:0}$

The contents of register Ra are shifted left 0 to 31 bits as specified by the five-bit count in register Rb. The result is written to register Rc. Zeroes are propagated into the vacated bit positions.

5.23 SHLC

Usage:

SHLC(Ra, literal, Rc)

Opcode:

111100 Rc Ra literal

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] \ll literal_{4:0}$

The contents of register Ra are shifted left 0 to 31 bits as specified by the five-bit count in *literal*. The result is written to register Rc. Zeroes are propagated into the vacated bit positions.

5.24 SHR

Usage:

SHR(Ra,Rb,Rc)

Opcode:

101101 Rc Ra Rb unused

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] >> Reg[Rb]_{4:0}$

The contents of register Ra are shifted right 0 to 31 bits as specified by the five-bit count in register Rb. The result is written to register Rc. Zeroes are propagated into the vacated bit positions.

5.25 SHRC

Usage:

SHRC(Ra, literal, Rc)

Opcode:

111101 Rc Ra literal

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] >> literal_{4:0}$

The contents of register Ra are shifted right 0 to 31 bits as specified by the five-bit count in *literal*. The result result is written to register Rc. Zeroes are propagated into the vacated bit positions.

5.26 SRA

Usage:

SRA(Ra,Rb,Rc)

Opcode:

101110 Rc Ra Rb unused

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] >> Reg[Rb]_{4:0}$

The contents of register Ra are shifted arithmetically right 0 to 31 bits as specified by the five-bit count in register Rb. The result is written to register Rc. The sign bit (Reg[Ra]₃₁) is propagated into the vacated bit positions.

5.25 SRAC

Usage:

SRAC(Ra,literal,Rc)

Opcode: Operation:

111110 | Rc | Ra | PC ← PC + 4

 $Reg[Rc] \leftarrow Reg[Ra] >> literal_{4:0}$

The contents of register Ra are shifted arithmetically right 0 to 31 bits as specified by the five-bit count in *literal*. The result is written to register Rc. The sign bit (Reg[Ra]₃₁) is propagated into the vacated bit positions.

5.28 ST

Usage:

ST(Rc,literal,Ra)

Opcode:

011001 Rc Ra literal

literal

Operation:

 $PC \leftarrow PC+4$

 $EA \leftarrow Reg[Ra] + SEXT(literal)$

 $Mem[EA] \leftarrow Reg[Rc]$

The effective address EA is computed by adding the contents of register Ra to the sign-extended 16-bit displacement *literal*. The contents of register Rc are then written to the location in memory specified by EA.

5.29 SUB

Usage:

SUB(Ra,Rb,Rc)

Opcode:

100001 Rc Ra Rb unused

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] - Reg[Rb]$

The contents of register Rb are subtracted from the contents of register Ra and the 32-bit difference is written to Rc. This instruction computes no borrow or overflow information. If desired, this can be computed through explicit compare instructions.

5.30 SUBC

Usage:

SUBC(Ra,literal,Rc)

Opcode:

ode: 110001 Rc Ra literal

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] - SEXT(literal)$

The constant *literal* is subtracted from the contents of register Ra and the 32-bit difference is written to Rc. This instruction computes no borrow or overflow information. If desired, this can be computed through explicit compare instructions.

5.31 XOR

Usage:

XOR(Ra,Rb,Rc)

Opcode:

101010 Rc Ra Rb unused

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] \land Reg[Rb]$

This performs the bitwise boolean XOR function between the contents of register Ra and the contents of register Rb. The result is written to register Rc.

5.32 XORC

Usage:

XORC(Ra, literal, Rc)

Opcode:

111010 Rc Ra literal

Operation:

 $PC \leftarrow PC + 4$

 $Reg[Rc] \leftarrow Reg[Ra] \land SEXT(literal)$

This performs the bitwise boolean XOR function between the contents of register Ra and *literal*. The result is written to register Rc.

6. Extensions for Exception Handling

The standard β architecture described above is modified as follows to support exceptions and privileged instructions.

6.1 Exceptions

 β exceptions come in three flavors: traps, faults, and interrupts.

Traps and faults are both the direct outcome of an instruction (e.g., an attempt to execute an illegal opcode) and are distinguished by the programmer's intentions. Traps are intentional and are normally used to request service from the operating system. Faults are unintentional and often signify error conditions.

Interrupts are asynchronous with respect to the instruction stream, and are usually caused by external events (e.g., a character appearing on an input device).

6.2 The XP Register

Register 30 is dedicated as the "Exception Pointer" (XP) register. When an exception occurs, the updated PC is written to the XP. For traps and faults, this will be the PC of the instruction following the one which caused the fault; for interrupts, this will be the PC of the instruction following the one which was about to be executed when the interrupt occurred. The instruction pointed to by XP-4 has not been executed.

Since the XP can be overwritten at unpredictable times as the result of an interrupt, it should not be used by user-mode programs while interrupts are enabled.

6.3 Supervisor Mode

The high bit of the PC is dedicated as the "Supervisor" bit. The instruction fetch and LDR instruction ignore this bit, treating it as if it were zero. The JMP instruction is allowed to clear the Supervisor bit but not set it, and no other instructions may have any effect on it. Only exceptions cause the Supervisor bit to become set.

When the Supervisor bit is clear, the processor is said to be in "user mode". Interrupts are enabled while in user mode.

When the Supervisor bit is set, the processor is said to be in "supervisor mode". While in supervisor mode, interrupts are disabled and privileged instructions (see below) may be used. Traps and faults while in supervisor mode have implementation-defined (probably fatal) effects.

Since the JMP instruction can clear the Supervisor bit, it is possible to load the PC with a new value and enter user mode in a single atomic action. This provides a safe mechanism for returning from a trap to the Operating System, even if an interrupt is pending at the time.

6.4 Exception Handling

he shald talk about in class When an exception occurs and the processor is in user mode, the updated PC is written to the XP, the Supervisor bit is set, the PC is loaded with an implementation-defined value, and the processor begins executing instructions from that point. This value is called the "exception vector", and may depend on the kind of exception which occurred.

The only exception which must be supported by all implementations is the "reset" exception (also called the "power up" exception), which occurs immediately before any instructions are executed by the processor. The exception vector for power up is always 0. Thus, at power up time, the Supervisor bit is set, the XP is undefined, and execution begins at location 0 of memory.

6.5 Privileged Instructions

Some instructions may be available while in supervisor mode which are not available in user mode (e.g., instructions which interface directly with I/O devices). These are called "privileged instructions". These instructions always have an opcode of 0x00; otherwise, their form and semantics are implementation-defined. Attempts to use privileged instructions while in user mode will result in an illegal instruction exception.

7. Software Conventions

This section describes our software programming conventions that supplement the basic architecture.

7.1 Reserved Registers

It is convenient to reserve a number of registers for pervasive standard uses. The hardware itself reserves R31 and R30; in addition, our software conventions reserve R29, R28, and R27.

These are summarized in the following table and are described more fully below.

Register	Symbol	Usage
R31	R31	Always zero
R30	XP	Exception pointer
R29	SP	Stack pointer
R28	LP	Linkage pointer
R27	BP	Base of frame pointer

7.2 Convenience Macros

We augment the basic β instruction set with the following macros, making it easier to express certain common operations:

	Macro	Definition
	BEQ(Ra, label)	BEQ(Ra, label, R31)
	BF(Ra, label)	BF(Ra, label, R31)
	BNE(Ra, label)	BNE(Ra, label, R31)
	BT(Ra, label)	BT(Ra, label, R31)
,	BR(label, Rc)	BEQ(R31, label, Rc)
)	BR(label)	BR(label, R31)
	JMP(Ra)	JMP(Ra, R31)
	LD(label, Rc)	LD(R31, label, Rc)
	ST(Rc, label)	ST(Rc, label, R31)
	MOVE(Ra, Rc)	ADD(Ra, R31, Rc)
	CMOVE(c, Rc)	ADDC(R31, c, Rc)
	PUSH(Ra)	ADDC(SP, 4, SP)
		ST(Ra, -4, SP)

brang 5

ん パ め パ め り 6.004 Computation Structures

- 13 -

β Documentation

no did this wron

POP(Rc)	LD(SP, -4, Rc)
	SUBC(SP, 4, SP)
ALLOCATE(k)	ADDC(SP, 4*k, SP)
DEALLOCATE(k)	SUBC(SP, 4*k, SP)

7.3 Stack Implementation

SP is a reserved register that points to the top of the stack. The stack is an arbitrary contiguous region of memory. The contents of SP are always a multiple of 4 and each stack slot is 4 bytes. SP points to the location just beyond the topmost element on the stack. The stack grows upward in memory (i.e., towards higher addresses). Four macros are defined for manipulating the stack:

PUSH(Ra) - Push the contents of register Ra onto the stack POP(Rc) - Pop the top element of the stack into Rc

ALLOCATE(k) - Push k words of uninitialized data onto the stack

DEALLOCATE(k) - Pop k words off of the stack and throw them away

7.4 Procedure Linkage

A procedure's arguments are passed on the stack. Specifically, when a procedure is entered, the topmost element on the stack is the first argument to the procedure; the next element on the stack is the second argument to the procedure, and so on. A procedure's return address is passed in LP, which is a register reserved for this purpose. A procedure returns its value (if any) in R0 and must leave all other registers, including the reserved registers, unaltered.

Thus, a typical call to a procedure named F looks like:

```
(push arg<sub>n-1</sub>)
...
(push arg<sub>1</sub>)
(push arg<sub>0</sub>)
BR (F, LP)
DEALLOCATE (n)
(use R0, which is now F(arg<sub>0</sub>, arg<sub>1</sub>, ..., arg<sub>n-1</sub>))
```

7.5 Stack Frames

The preceding section describes the rules which procedures must follow to interoperate properly. This section describes our conventional means of writing a procedure which follows those rules.

A procedure invocation requires storage for its arguments, its local variables, and any registers it needs to save and restore. All of this storage is allocated in a contiguous region of the stack called a "stack frame". Procedures "activate" stack frames on entry and "deactivate" them on exit. BP is a reserved register which points to a fixed location within the currently active stack frame. Procedures use a standard prologue and epilogue to activate and deactivate the stack frame.

The standard prologue is:

```
PUSH (LP)
PUSH (BP)
MOVE (SP, BP)
ALLOCATE (k) | allocate space for locals (push registers which are used by procedure)
```


Note that either of the last two steps may be omitted if there are no local variables or if there are no registers to save.

The standard epilogue is:

```
(pop registers which are used by procedure)
MOVE (BP, SP) | deallocate space for locals
POP (BP)
POP (LP)
JMP (LP)
```

Note that the epilogue assumes that the body of the procedure has no net effect on SP. Also note that either or both of the first two steps may be omitted if there are no registers to restore or if there are no local variables.

The standard prologue and epilogue together with the argument passing conventions imply the following layout for a stack frame:



(saved regs)

Note that BP always points to the first stack slot above the saved BP, which is the same as the first local variable (if any). It also points to the third stack slot above the first argument (if any). So within the procedure's body, its arguments and locals may be accessed via constant offsets from BP.

Summary of B Instruction Formats

Operate Class:

31	26	25	21	20	16	15	11	10		0
10	XXXX	R	lc	R	a	R	b		unused	

Register	Symbol	Usage
R31	R31	Always zero
R30	XP	Exception pointer
R29	SP	Stack pointer
R28	LP	Linkage pointer
R27	BP	Base of frame pointer

OP(Ra,Rb,Rc):

 $Reg[Rc] \leftarrow Reg[Ra] \text{ op } Reg[Rb]$

Opcodes: ADD (plus), SUB (minus), MUL (multiply), DIV (divided by)

AND (bitwise and), OR (bitwise or), XOR (bitwise exclusive or)

CMPEQ (equal), CMPLT (less than), CMPLE (less than or equal) [result = 1 if true, 0 if false]

SHL (left shift), SHR (right shift w/o sign extension), SRA (right shift w/ sign extension)

31	26	25	21	20	16	15	0	
11xxxx		R	?c	R	la		literal (two's complement)	7

 $OPC(Ra, literal, Rc): Reg[Rc] \leftarrow Reg[Ra] \text{ op } SEXT(literal)$

Opcodes: ADDC (plus), SUBC (minus), MULC (multiply), DIVC (divided by)

ANDC (bitwise and), ORC (bitwise or), XORC (bitwise exclusive or)

CMPEQC (equal), CMPLTC (less than), CMPLEC (less than or equal) [result = 1 if true, 0 if false]

SHLC (left shift), SHRC (right shift w/o sign extension), SRAC (right shift w/ sign extension)

Other:

31	26	25	21	20	16	15		0
	01xxxx	F	₹c	R	la		literal (two's complement)	

LD(Ra,literal,Rc):

 $Reg[Rc] \leftarrow Mem[Reg[Ra] + SEXT(literal)]$

ST(Rc,literal,Ra):

 $Mem[Reg[Ra] + SEXT(literal)] \leftarrow Reg[Rc]$

JMP(Ra,Rc):

 $Reg[Rc] \leftarrow PC + 4$; $PC \leftarrow Reg[Ra]$

BEQ/BF(Ra,label,Rc):

 $Reg[Rc] \leftarrow PC + 4$; if Reg[Ra] = 0 then $PC \leftarrow PC + 4 + 4*SEXT(literal)$

BNE/BT(Ra,label,Rc):

 $Reg[Rc] \leftarrow PC + 4$; if $Reg[Ra] \neq 0$ then $PC \leftarrow PC + 4 + 4*SEXT(literal)$

LDR(Ra,label,Rc):

 $Reg[Rc] \leftarrow Mem[PC + 4 + 4*SEXT(literal)]$

Opcode Table: (*optional opcodes)

2:0								
5:3	000	001	010	011	100	101	110	111
000								
001								
010								
011	LD	ST		JMP		BEQ	BNE	LDR
100	ADD	SUB	MUL*	DIV*	CMPEQ	CMPLT	CMPLE	
101	AND	OR	XOR		SHL	SHR	SRA	
110	ADDC	SUBC	MULC*	DIVC*	CMPEQC	CMPLTC	CMPLEC	
111	ANDC	ORC	XORC		SHLC	SHRC	SRAC	

Summary of B Instruction Formats

Operate Class:

31	26	25	21	20	16	15	11	10		0
10xx	XXX	R	lc	R	a	R	b		unused	

Register	Symbol	Usage
R31	R31	Always zero
R30	XP	Exception pointer
R29	SP	Stack pointer
R28	LP	Linkage pointer
R27	BP	Base of frame pointer

OP(Ra,Rb,Rc):

 $Reg[Rc] \leftarrow Reg[Ra]$ op Reg[Rb]

Opcodes: ADD (plus), SUB (minus), MUL (multiply), DIV (divided by)

AND (bitwise and), OR (bitwise or), XOR (bitwise exclusive or)

CMPEQ (equal), CMPLT (less than), CMPLE (less than or equal) [result = 1 if true, 0 if false]

SHL (left shift), SHR (right shift w/o sign extension), SRA (right shift w/ sign extension)

31	26	25	21	20	16	15		0	
	11xxxx	F	Rc	R	la		literal (two's complement)		

 $OPC(Ra, literal, Rc): Reg[Rc] \leftarrow Reg[Ra] \text{ op SEXT(literal)}$

Opcodes: ADDC (plus), SUBC (minus), MULC (multiply), DIVC (divided by)

ANDC (bitwise and), ORC (bitwise or), XORC (bitwise exclusive or)

CMPEQC (equal), CMPLTC (less than), CMPLEC (less than or equal) [result = 1 if true, 0 if false]

SHLC (left shift), SHRC (right shift w/o sign extension), SRAC (right shift w/ sign extension)

Other:

_3	1	26	25	21	20	16	15		0
	01xxxx		R	c	R	a		literal (two's complement)	

LD(Ra,literal,Rc):

 $Reg[Rc] \leftarrow Mem[Reg[Ra] + SEXT(literal)]$

ST(Rc,literal,Ra):

 $Mem[Reg[Ra] + SEXT(literal)] \leftarrow Reg[Rc]$

JMP(Ra,Rc):

 $Reg[Rc] \leftarrow PC + 4$; $PC \leftarrow Reg[Ra]$

BEQ/BF(Ra,label,Rc):

 $Reg[Rc] \leftarrow PC + 4$; if Reg[Ra] = 0 then $PC \leftarrow PC + 4 + 4*SEXT(literal)$

BNE/BT(Ra,label,Rc):


 $Reg[Rc] \leftarrow PC + 4$; if $Reg[Ra] \neq 0$ then $PC \leftarrow PC + 4 + 4*SEXT(literal)$

LDR(label,Rc):

 $Reg[Rc] \leftarrow Mem[PC + 4 + 4*SEXT(literal)]$


Opcode Table: (*optional opcodes)

2:0								
5:3	000	001	010	011	100	101	110	111
000								
001								
010								
011	LD	ST		JMP		BEQ	BNE	LDR
100	ADD	SUB	MUL*	DIV*	CMPEQ	CMPLT	CMPLE	
101	AND	OR	XOR		SHL	SHR	SRA	
110	ADDC	SUBC	MULC*	DIVC*	CMPEQC	CMPLTC	CMPLEC	
111	ANDC	ORC	XORC		SHLC	SHRC	SRAC	



Control logic:


	OP	OPC	LD	ST	JMP	BEQ	BNE	LDR	ILLOP	IRQ
ALUFN	F(op)	F(op)	A+B	A+B				A		
WERF	1	1	1	0	1	1	1	1	1	1
BSEL	0	1	1	1						-
WDSEL	1	1	2		0	0	0	2	0	0
WR	0	0	0	1	0	0	0	0	0	0
RA2SEL	0			1			-	1	ŀ	
PCSEL	0	0	0	0	2	Z	~Z	0	3	4
ASEL	0	0	0	0				1	-	
WASEL	0	0	0		0	0	0	0	1	1



Reading WP: Bit wise Shift operation - of level of individual bits
- since very fast NOT flips each bit for 2's complement its -x-1 both 6its must be 1 AND 0 0 11 OR 00 11 to set selected bits Sit-wise - operate on pairs itself = all Us Shitts
- Some bits shitted out or in \$ 50 Acitnmet's Left | Shift |

left shift is multiplying by 21 -assning no wertlon right shift is dividing by 2nd and randing to ______ Logical shifts - Os shiftiged in on left and right - left à logical + orthinatic same - right insert 0 instead of copying sign but - (remember 175B lst) - Use arthmetic for 2s complement Rotate / clowlar Shitts - Put discarded bit in - used in crypto In (24 or 27 Attack Shits logical shifts X=aLLb is x = 0.5, und it overflow X= a 22 b is X= a/26

Pointer value that points to an address in memory l'he a register, but in memory int *ptc ptr points to an object of the type int Shald explictly set to null & = address of int a = 5 int * ptr = Null) ptr = deaj Change value of pointed to memory location * ptr = 8; Shipping how to implement an acray



Where we left things last time... int fact(int n) { int r = 1; while (n>0) { r = r*n; n = n-1; Procedures & Functions Paysoble and from monts

- n = n-1; Reusable code fragments that are called as needed
 - Single "named" entry point
 - Parameterizable
 - Local state (variables)
 - Upon completion control is transferred back to caller

Stacks&Frocedures 2

Procedure Linkage: First Try

· preserve regs?

6.004 - Spring 2011

```
"Recursion" defined:
                                                a recursive definition is simply a
int fact (int n)
                                                  recursive definition.
     if (n>0)
                                                   fact(4) = 4*fact(3)
          return n*fact(n-1);
     else
                                                   fact(3) = 3*fact(2)
          return 1:
                                                   fact(2) = 2*fact(1)
                                                   fact(1) = 1*fact(0)
fact(4);
                                                   fact(0)=1 e need end
                                            Let's just use some
Proposed convention:
                                            registers. We've got
 pass arg in R1
pass return addr in R28
return result in RO
 questions:
    · naras > 1?
```

Procedure Linkage: First Try

3/17

```
fact:
int fact (int n)
                                        CMPLEC (r1,0,r0)
    if (n>0)
                                        BT (r0, else)
         return n*fact(n-1);
                                        MOVE (r1, r2)
                                                        I save n
                                        SUBC (r2,1,r1)
         return 1;
                                        BR (fact, r28)
                                        MUL(r0,r2,r0)
fact(3);
                                        BR (rtn)
                                 else: CMOVE(1,r0)
                                 rtn: JMP(r28,r31)
Proposed convention:
 pass arg in R1
                                 main: CMOVE(3,r1)
pass return addr in R28
                                        BR (fact r28)
return result in RO
                                        HALT()
questions:
    · nargs > 1?
    · preserve reas?
                              Need: O(n) storage locations!
```

Stacks&Frocedures 4

Stacks&Procedures 3

fact(4);

6.004 - Spring 2011

Revisiting Procedure's Storage Needs

Basic Overhead for Procedures/Functions:

Arguments

f(x,y,z) or perhaps... sin(a+b)

· Return Address when returning to caller

· Results to be passed back to caller.

In Cit's the caller's job to evaluate its arguments as expressions, and pass their resulting values to the callee ... Thus, a variable name is just a simple case of an expression.

Temporary Storage:

intermediate results during expression evaluation. (a+b)*(c+d)

Local variables:

Each of these is specific to a particular activation of a procedure; collectively, they may be viewed as the procedure's activation record. C

6.004 - Spring 2011

Stacks&Procedures 5

Lives of Activation Records

int fact (int n) { if (n > 0) return n*fact(n-1); else return 1;

TIME

fact(3) fact(3) fact(3) fact(3) fact(3) fact(3) fact(3) fact(2) fact(2) fact(2) fact(2) fact(2) fact(1) fact(1) fact(1) fact(0)

A procedure call creates a new activation record. Caller's record is preserved because we'll need it when call finally returns.

Return to previous activation record when procedure finishes, permanently discarding activation record created by call we are returning from.

6.004 - Spring 2011

3/17

Stacks&Procedures 6

Insight (ca. 1960): We need a STACK!

Suppose we allocated a SCRATCH memory for holding temporary variables. We'd like for this memory to grow and shrink as needed. And, we'd like it to have an easy management policy.

One possibility is a

STACK

A last-in-first-out (LIFO) data structure.



Some interesting properties of stacks:

- · Low overhead: Allocation, deallocation by simply adjusting a pointer.
- Basic PUSH, POP constraint on

Discipline matches block entry/exit,

discipline: strong (dn on l deallocation order.

Stacks&Procecures 7

procedure call/return, interrupts, etc.


Stack Implementation

ei qu Vinabbue ...mmuH

CONVENTIONS:

- · Dedicate a register for the Stack Pointer (SP), R29.
- · Builds UP (towards higher addresses) on push
- · SP points to first UNUSED location: locations below SP are allocated (protected).
- · Discipline: can use stack at any time; but leave it as you found it!
- · Reserve a block of memory well away from our program and its data

We use only software conventions to implement our stack (many architectures dedicate hardware)



HIGHER ADDRESSES

Other possible implementations include stacks that grow "down", SP points to top of stack, etc.

6.004 - Spring 2011

Stack Management Macros

PUSH (RX): push Reg[x] onto stack

Reg[SP] = Reg[SP] + 4;Mem[Reg[SP]-4] = Reg[x] ADDC(R29, 4, R29) ST(RX,-4,R29)

POP (RX): pop the value on the top of the stack into Reg[x]

Reg[x] = Mem[Reg[SP]-4]Reg[SP] = Reg[SP] - 4;

LD(R29, -4, RX) ADDC(R29,-4,R29)



ALLOCATE (k): reserve k WORDS of stack

Reg[SP] = Reg[SP] + 4*k

ADDC(R29,4*k,R29)

DEALLOCATE (k): release k WORDS of stack

Rea[SP] = Rea[SP] - 4*k

SUBC(R29,4*k,R29)

6.004 - Spring 2011

Stacks&Procedures 9

Fun with Stacks

We can squirrel away variables for later. For instance, the following code fragment can be inserted anywhere within a program.

Argh!!! I'm out of registers Scotty!! | Frees up RO PUSH (R1) | Frees up R1 LD (R31, dilithum xtals, R0) LD(R31, seconds_til_explosion, R1) suspense: SUBC(R1, 1, R1) BNE (R1, suspense, R31) ST(RO, warp engines, R31) | Restores R1 POP (R1) POP (RO) Restores RO

Datais popped off the stack in the opposite order that it is pushed on

AND Stacks can also be used to solve other problems...

6.004 - Spring 2011

Stacks&Procedures 10

Solving Procedure Linkage "Problems"

A reminder of our storage needs:

- 1) We need a way to pass arguments into procedures
- 2) Procedures need their own LOCAL variables
- 3) Procedures need to call other procedures
- 4) Procedures might call themselves (Recursion)

BUT FIRST, WE'LL COMMIT SOME MORE REGISTERS:

Base ptr, points into stack to the local r27 = BP.

variables of callee Linkage ptr, return address to caller r28 = LP.

Stack ptr, points to 1st unused word

Stacks&Procedures 11


PLAN: CALLER puts args on stack, calls via something like BR(CALLEE, LP)

leaving return address in LP.

"Stack frames" as activation records


The CALLEE will use the stack for all of the following storage needs:

- 1.saving the RETURN ADDRESS back to the caller
- 2. saving the CALLER's base ptr
- 3. Creating its own local/ temp variables




In theory it's possible to use SP to access stack frame, but offsets will change due to PUSHs and POPs. For convenience we use BP so we can use constant offsets to find, e.g., the first argument.

6.004 - Spring 2011







6.004 - Spring 2011

3/17

Stacks&Procedures 14

Procedure Linkage: The Contract



- · Push args onto stack, in reverse order.
- · Branch to callee, putting return address into LP.
- · Remove args from stack on return.

The CALLEE will:

- · Perform promised computation, leaving result in RO.
- · Branch to return address.
- · Leave stacked data intact, including stacked args.
- · Leave regs (except RO) unchanged.

Procedure Linkage

typical "bollerplate" templates

Calling Sequence PUSH (arg.) PUSH (arg1)

BEQ(R31,f, LP) DEALLOCATE (n)

Entry Sequence PUSH (LP) PUSH (BP)

MOVE (SP.BP)

ALLOCATE (nlocals) (push other regs) | push args, last arg first

| Call f.

Clean up! (f's return value in r0)

Save LP and BP

in case we make new calls. set BP=frame base

allocate locals preserve any regs used

Where's the Deallocate?

Return Sequence


(pop other regs) MOVE (val, R0) MOVE (BP, SP) POP (BP) POP (LP) JMP (LP, R31)





restore regs set return value strip locals, etc restore CALLER's linkage (the return address) return.

6.004 - Spring 2011

Our favorite procedure...







Man vs. Machine

Here's a C program which was fed to the C compiler*. Can you generate code as good as it did?

```
int ack(int i, int j)
  if (i == 0) return j+j;
  if (j == 0) return i+1;
  return ack(i-1, ack(i, j-1));
```

* GCC Port courtesy of Cotton Seed, Pat LoPresti, & Mitch Berger; available on Athena:

> Athena% attach 6.004 Athena% gcc-beta -S -O2 file.c

6.004 - Spring 2011

But of course!

Debugging skill:

6.004 - Spring 2011

· Frames allocated for each

recursive calls return.

stack crawling

out what, where, how, who ...

· Follow old <BP> links to parse

· Decode args, locals, return

locations, etc etc etc

recursive call...

Tough Problems

1. NON-LOCAL variable access, particularly in nested procedure definitions.

```
"FUNarg" problem of LISP:
(((lambda (x)
    (lambda(y)(+ x y)))
  3)
         Python:
            def f(x):
                def g(y): return x+y
                return q
            z = f(3)(4)
```



Conventional solutions:

- · Environments, closures.
- · "static links" in stack frames, pointing to frames of statically enclosing blocks. This allows a run-time discipline which correctly accesses variables in enclosing blocks.


BUT... enclosing block may no longer exist (as above!).

(C avoids this problem by outlawing nested procedure declarations!)

2. "Danalina References" - - -

6.004 - Spring 2011

Dangling References



6.004 - Spring 2011

3/17

Stacks&Frocedures 22

Dangling References:

different strokes...

C and C++: real tools, real dangers. "You get what you deserve".



Java / Python / ...: kiddie scissors only.



- No "ADDRESS OF" operator: language restrictions forbid constructs which could lead to dangling references.
- Automatic storage management: garbage collectors, reference counting: local variables allocated from a "heap" rather than a stack.

"Safety" as a language/runtime property: guarantees against stray reads, writes.

- · Tension: (manual) algorithm-specific optimization opportunites vs. simple, uniform, non-optimal storage management
- · Tough language/compiler problem: abstractions, compiler technology that provides simple safety yet exploits efficiency of stack allocation.

Next Time: Building a Beta

3/17



PUSH (LP) PUSH (BP) MOVE (SP, BP) PUSH (R1) PUSH (R2) LD (BP, -12, R2) LD (BP, -16, RO) SHLC (R0, 1, R1) BEQ (R2, L1) ADDC (R2, 1, R1) BEQ (R0, _L1) SUBC (R2, 1, R1) SUBC (R0, 1, R0) PUSH (RO) PUSH (R2) BR (ack, LP) DEALLOCATE (2) MOVE (R1, R2) BR (L4) MOVE (R1, R0) POP (R2) POP (R1) POP (BP) POP (LP) JMP (LP)

6.004 - Spring 2011

6.004 - Spring 2011

Stacks&Procedures 23

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

6.004 Computation Structures Lab #5

Preparation: the descriptions of Beta assembly programming in lectures 11, 12 and 13 will be useful when working on this lab.

In this lab you'll have the opportunity to write your first Beta assembly language program. Your task is to write a scoring subroutine for the game of "Moo", a numeric version of Mastermind®. In Moo you try to guess the secret 4-digit number. Each guess is scored with a count of "bulls" and "cows". Each "bull" means that one of the digits in the guess matches both the value and position of a digit in the secret number. Each "cow" is a correctly guessed digit but its position in the guess doesn't match the position in the secret. Once a digit in the secret has been used to score a digit in the guess it won't be used in the scoring for other digits in the guess. The count of bulls should be determined before scoring any cows. Some examples:

(bde breaking (I think I remember playing)

Secret word: 1234 Guess: 1379 Bulls=1, Cows=1

Guess: 4321 Bulls=0, Cows=4 Guess: 1344 Bulls=2, Cows=1

Guess: 1234 Bulls=4, Cows=0 (game ends!)

In addition to this handout, there are some other useful documents on the Handouts page of the course website:

<u>BSim Documentation</u>: describes how to use BSim, our Beta simulator with built-in assembler. Includes a brief introduction to the syntax and structure of Beta assembly language programs.

Beta Documentation: A detailed description of each instruction in the Beta instruction set. Also documents our convention for subroutine entry and exit sequences.

Summary of Instruction Formats: A one-page quick reference for Beta instructions.

<u>Lectures 12, 13 and 14</u>: lots of examples of Beta assembly code and compilation templates.

Moo scoring subroutine (6 points)

Your subroutine should take two arguments—the secret word and the test word—and return an integer encoding the number of bulls and cows as (16*bulls) + cows. The secret and test words contain four 4-bit digits packed into the low-order 16 bits of the word. For example, if one of the words was 1234, it would be encoded as 0x1234 where "0x" indicates hexadecimal (base 16) notation. Even though 4 bits are used to encode each digit, the words will only contain the digits 0 through 9.

You're welcome to compute the score however you'd like. In case you'd like a head start, here's one approach, written in C:

```
// Test two MOO words, report Bulls & Cows...
// Each word contains four 4-bit digits, packed into low order.
// Each digit ranges from 0 to 9.
// Returns a word whose two low-order 4-bit digits are Bulls & Cows.
int count bull cows(int a, int b) {
 int bulls; // number of bulls
                           // number of cows
 int cows;
 int i, j, btemp, atry, btry, mask; //temp vars
 // Compute Bulls: check each of the four 4-bit digits in turn
 bulls = 0;
                  // mask chooses which 4-bit digit we
 mask = 0xF;
check
 for (i = 0; i < 4; i = i + 1) {
   // if the 4-bit digits match, we have a bull
   if ((a \& mask) == (b \& mask)) {
     bulls = bulls + 1;
     // turn matching 4-bit digits to 0xF so we don't
     // count them again when computing number of cows
     a = a \mid mask;
     b = b \mid mask;
   // shift mask to check next 4-bit digit
   mask = mask << 4;
  // Compute Cows: check each non-0xF digit of A against all the
  // non-0xF digits of B to see if we have a match
  cows = 0;
  for (i = 0; i < 4; i = i + 1) {
   atry = a & 0xF; // this is the next digit from A
  a = a >> 4; // next time around check the next digit
   if (atry != 0xF) {      // if this digit wasn't a bull
     // check the A digit against each of the four B digits
     for (j = 0; j < 4; j = j + 1) {
       btry = btemp & 0xF; // this is the next digit from B
       btemp = btemp >> 4; // next time around check the next digit
       if (btry == atry) { // if the digits match, we've found a cow
         cows = cows + 1;
                        // remember that we matched this B digit
         b = b \mid mask;
                         // move on to next A digit
     break;
       mask = mask << 4;
  // encode result and return to caller
  return (bulls << 4) + cows;
```

There is a version of the GCC C-compiler for the Beta. Please **DO NOT** use it for this assignment – we really want you to get some experience with assembly language programs. The on-line system does keep a copy of the code used to complete the checkoff so it will be possible to check for compliance.

6.004

The test jig uses our usual convention for subroutine calls: the two arguments are pushed on the stack in reverse order (i.e., the first argument is the last one pushed on the stack) and control is transferred to the beginning of the subroutine, leaving the return address in register LP. The result should be returned in R0.

Your code should use the following template. Be sure to include the last two lines since they allocate space for the stack used by the test jig when calling your program.

```
| include instruction macros and test jig
.include /mit/6.004/bsim/beta.uasm
.include /mit/6.004/bsim/lab5checkoff.uasm
                         your subroutine must have this name standard subroutine entry sequence
count bull cows:
      PUSH (LP)
      PUSH (BP)
      MOVE (SP, BP)
      ... PUSH any registers (besides RO) used by your code ...
      ... your code here, leave score in RO ...
      ... POP saved registers ...
      MOVE(BP,SP) | standard subroutine exit sequence
      POP (BP)
      POP (LP)
      RTN()
StackBase: LONG(.+4) | Pointer to bottom of stack . = .+0 \times 1000 | Reserve space for stack...
```

Using BSim, assemble your subroutine using the oil tool. If the assembly completes without errors, BSim will bring up the display window and you can execute the test jig (which will call your subroutine) using the run or single-step tools. The test jig will try 32 different test values and type out any error messages on the tty console at the bottom of the display window. Successful execution will result in the following printout:

```
Checking count_bull_cows:
.....
Your count bull cows routine passes all our tests - congrats!
```

When your subroutine passes the tests, you can complete the on-line check-in using the \(\sqrt{ tool.} \)

Implementation Notes

1. If you want to examine the execution state of the Beta at a particular point in your program, insert the assembly directive ".breakpoint" at the point where you want the simulation to halt. You can restart your program by clicking the run button, or you can click single-step button to step through your program instruction-by-instruction. You can insert as many .breakpoints in your program as you'd like.

- 2. If your subroutine uses registers other than R0, remember that they have to be restored to their original values before returning to the caller. The usual technique is to PUSH their value onto to the stack right after the instructions of the entry sequence and POP those values back into the registers just before starting the exit sequence.
- 3. Assuming you've used the subroutine entry sequence shown above, the first argument can be loaded into a register using the instruction LD(BP,-12,Rx). Similarly the second argument can be loaded using LD(BP,-16,Ry).

One way to tackle the assignment is to "hand compile" the C implementation shown above using the techniques shown in lecture:

4. Allocate a register to hold each of the variables in the C code. For example, reserve R0 and R1 for temporary values, load "a" into R2, "b" into R3, assign "bulls" to R4, etc. You'll eliminate a lot of LDs and STs by keeping your variables in registers instead of in memory locations on the stack.

explain dill gress in later lectures

- 5. See Lecture 12 for the basic techniques of converting assignment statements involving simple expressions into sequences of assembly language instructions. The instruction macro CMOVE(constant,Rx) is useful for loading small numeric constants into a register. For example, assuming that the variable "mask" has been assigned to R11, the C statement "mask = 0xF;" can be implemented in a single instruction: CMOVE(0xF,R11).
- 6. The CMP instructions and BEQ/BNE are useful for compiling C "if" statements. For example, assuming atry has been assigned to R7, the C fragment

```
if (atry != 0xF) { statements... }
```

can be compiled into the following instruction sequence:

```
CMPEQC(R7,0xF,R0) | R0 is 1 if atry==0xF, 0 otherwise BNE(R0,endif27) | so branch if R0 is not zero ... code for statements ... endif27: | need a unique label for each if
```

7. Here's the template for compiling the a "for" statement. Note that the body of the loop is executed as long as the tests are true.

```
for (inits; tests; afters) { body... }
```

expands into the following:

ton til

8. A brief summary of C operators:

=	assignment	
==	equality test (use CMPEQ, CMPEQC)	
!=	inequality test (use CMPEQ, CMPEQC, reverse sense of branch)	1 10
<	less than (use CMPLT, CMPLTC)	TIN
<<	left shift (use SHL)	001.
>>	right shift (use SRA)	
&	bit-wise logical and (use AND, ANDC)	
	bit-wise logical or (use OR, ORC)	
+	addition (doh!, use ADD, ADDC)	

6.004 Lab5

-part of masterning bull - digit in correct place (ow - digit correct, put in different place Scoring subrative (secret, test) (eturn (le. bulls) + cons - 4 - 4 bit digits 8+4+2+1 = 15 Given (Vorsian compiler for C So basically be a human

So it stores w/ loading variables. Push puto on stack Lso frees up those two registers on stack 60 (an look at later BP is base point SP is stack print I'd not know had to save each So Sortere 2 to save early 2 More is More (Ra, Rc) = Add (Ra, R31, Rc) which is Reg[Rc] - Reg[A] Reg[B] So not like rename So it is saving SP as new BP What stor distilles rde

3	
	What variables do ne have
	ROBALLS AM RO Shall be Score
	RYPYCOWS also a R1 secret int
	RZ39! DRZ gressed in
	R & (6)
	RY 5- btomb
	REG8 atry
	REXA Ptry
	Q 7810 mash
	(150 do we reed to initalize,
	MAD Need read what is saved
	POP(7 into where) - 1st organent
	The screte word
	I nuver saved
	Keep list in code
	1, 49

Debugging this will be a pain in the atte Sare () (This could use a nice autocomplete IDE:) than to do a for loop? L see pg 4 Ra is From RC is to Now I see why n'ue to pre alocate valubles FOR is actually simple... Now need to do if Need to make sure I fully understand branching First need to do abouting testing a le and mash is what? - bitwise logical AND ANO put temp registers

RU first part RIZ 2nd R13 ;== branch it talse Lotherwise contine Wait (MPEQ (, what is going on ul mash (- I don't really care as compiler l = Bit wise lagocial or digit not equal: = digit not equal =. SHIL Alting Faster at an assembly coding What is BR. BEQ (R31, label, QC) "BE So it label is false go there

So set I for and end for 32 when its I

? So is the code trey gave is wong?

I'm doing it kinda differently

Remember it cons into vext section automatically

(NPLEC

1.692

j E \$3

No when this is true branch back

Oh BR is always false Oh to do test first got it non

Of Done bills
-but un testal

G = AND OxF is what 15? SAA right Indentations don't multer break goes where L'forminates for loop its immediaty inside M End why shift bells? lot draft dom

Now test
- first a bunch of types
'LSO waky, to have all these test tools

Oh runs now	
X Fails	
Lok gir this will be very annoying to de	hg
It also cons the deby cop when executing This will be annaying.)
It always returns o	
Rend notes	
le Can put in ibrealipoint	
2. Most save other registers to stack	betore and
3. First argument In (BP-12 A)	affer
hot PED ()	
Lis a macro the param	eter
LO(RZ9, -4, RX) ADDC (RZ9, -4, RZ9)	
17. So this storing &P,SP nears up	1000

More complex stiff on stack?

I could also do cest in lab But try break point stiff Why are registers not cleared at had Apr (R14, R31, R31) L should be R31+R3 > R14 O + O -> Rly OKR 1,2 shold not be But RII, and 12 I have no clue why its not clearing bo to lab his

6.004 On-line: Questions for Lab 5

When you're done remember to save your work by clicking on the "Save" button at the bottom of the page. You can check if your answers are correct by clicking on the "Check" button.

When entering numeric values in the answer fields, you can use integers (1000), floating-point numbers (1000.0), scientific notation (1e3), or JSim numeric scale factors (1K).

Problem 1. For each of the Beta instruction sequences shown below, indicate the values of the specified registers after the sequence has been executed by an unpipelined Beta. Consider each sequence separately and assume that execution begins at location 0 and halts when the HALT() instruction is about to be executed. Also assume that all registers have been initialized to 0 before execution begins.

You will find it helpful to read the note above for information on how to enter hex constants (useful for entering addresses and values). Remember that even though the Beta reads and writes 32-bit words from memory, all addresses are byte addresses, i.e., the addresses of successive words in memory differ by 4.

You can find detailed descriptions of each Beta instruction in the "Beta Documentation" handout distributed in lecture and available on-line.

Value left in R1?: ()

Value left in R2?: ()

Value left in R3?: ()

Address of memory location containing OR instruction?:

Oh N part & see Gleet 10/23/2011 5:15 PM

otoisket

```
HALT()
        = 0x2000 
  N:
      LONG(0x12345678)
       LONG (0xDEADBEEF)
       LONG (0xEDEDEDED)
       LONG (0x00000004)
                                           Value left in R0?:
                                           Value left in R1?:
                                           Value left in R2?:
                Address of memory location written by ST?:
            Value found in memory location with address 0?:
C.
       LD(r31, X, r0)
       CMPLE(r0, r31, r1)
       BNE(r1, L1, r31)
       ADDC(r31, 17, r2)
       BEQ(r31, L2, r31)
   L1: SUB(r31, r0, r2)
   L2: XORC(r2, 0xFFFF, r2)
                                   | be careful here!
       HALT()
        = 0 \times 1 \times 1 \times 8
   X:
      LONG(0x87654321)
                                           Value left in R0?:
                                           Value left in R1?:
                                           Value left in R2?:
                                  Value uasm assigns to L1?:
            Value found in memory location with address 8?:
```

2 of 3

D.

ADDC(r31, 0, r0)
LD(r31, N, r1)
BEQ(r31, L3, r31)
L1: ANDC(r1, 1, r2)
BEQ(r2, L2, r31)
ADDC(r0, 1, r0)
L2: SHRC(r1, 1, r1)
L3: BNE(r1, L1, r31)
HALT()

. = 0x2468
N: LONG(0x8F2E3D4C)

Value left in R0?:

Value left in R1?:

Number of times instruction labeled L2 is executed?:

Suppose that the instructions above were relocated so that the first instruction were at location 0x100 instead of location 0. Assuming we then started execution at location 0x100 and we wanted the instructions to perform the same computation, which instruction encodings should be changed when relocating the program?

Instructions that need to be changed?:

--select answer--

E. . = 0

BEQ(r31, L1, r0)

ADDC(r0, 0, r0)

L1: LD(r0, 0, r1)

HALT()

Value left in R0?:

Value left in R1?:

Check Save

source: on_line_questions.py, lab5questions.xdoc

Lab 5 Questions

I. Isn't everything O?

Since nothing is ever set otherwise

Can set it up in similator

Simi The CMFQ pts a 1 in R1

CMPED

IF RLa7 = R[b]

Then R[c] = 1

Else R[i] = 0

So it says (3) = RM1 Which are both 0-so true, it writes 1 to

Which does nothing
But how does Al get set?

($\widehat{\mathcal{V}}$
	Ohhhhhh the function's usage is
	(MPEQ (Ra, R), Rc)
	For the whole assignment I was using order as in the word.
	Garage Word.
	Non reed to shape change that on whole proset
	So lets finish av first
	(MPEQ (R31, R31, R1)
	So O = = O So) in Q
	Next add 1+1 = RZ = Z
	Now or 211 = 7
	Well bit wise
	0010 , 0011 = 30

Now where in memory is Or instruction?

So first line is 000


2nd line 004

3rd 008

4th lor) 00 C

B) Oh for got N part I was wording how that worked - try So 2nd part actually runs let Better What does . do again? Lnext byte address of nomary So starting at 0x 200 Write a Long 0x 12345678 Simulator Mem $(0 \times 2000) = 0 \times (2345678)$ [0x2004] = DOx DEADBERT

Then what does Ni mean So our assembler variable N is . which is 0x2000 60 ADDC (131, N, 0) Mans copposite order of what I thought) (0 = 0 x 2000 Next LD(RO, 8, RI) Loud 0x 2008 into R1 which is 3rd Long Statement 0x ED ED ED ED = RI (?) pointers" Next SRAC (RI, 4, RZ) R) 774 So do a arithetic right shift by 4 bits 0=1413 1101 E = 19 1 1 ()



LO(131, x, 0) So load x into R() X is OxKE8 So RO = 0 x 876543210 (MPLE co ≤ R31 Ra1 So clearly no BWE (RI, LI, (31) -but first digit is 0 (7 So looking at RI -is X1 So not going anywhere to LI ADD((131, 17, 12) Sub 131-10 save 12 So -10 is there 12 = 17then xork on next pg BEQ (131, L2, R31) 50 Checking it Q31 is zero -always tree

XORC (R2, OXFEFF, R2) Boolean bitwise XOR 17-> 10001 111) 1111 1111 XOR -only one can be true 1111 11101110 1111 tlalt() is 101111 says hA F F 11010000 Gim says 87654320 LI think I messed up somewhere else.


Value assigned to L1 6th Hem 0 but add 4 each time lot 000 24 004 34 008 4 00 SC 5 0010 014 () Valle in memory location of So 3rd line BNE instruction (x)

0x 78F10002 8 Another to ask about

ADD ((
$$> 3$$
), > 0 , > 0)

 $(0 = 0$
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0
 > 0

SHRL (1,1,1) ~ 77 I Zeros pt in [Logical shift) 0000 ODD Wrong value BNE (rl, Ll, 131) al good so transfers o loop No Sim Joes not show that RO = 00 0x11 = 17 R 1 = () Oh step by step it repeats II times I did RO not Rland did wrong was It will go to 0 eventually L2 executed 32 times (conted sim)



is not y is COODUDOOE the ADDC instruction ? In Now my two memory location questions Loh my original answer upshed on Bris (How world ne get that who sim ??) () Its the BNE (RI, LI) BNE (N), L1, R31) Opcode
RC-R31 Ra=R1 50 C0000 0110 which matches what compter gave Indiviny - The is it wany? Sim gives 80020 as literal 0014 is PC for L1 Emailed in

6.004 Las 5

So I need to the statements actually fairly easy to do not take first and put last

Pagram halts early?
Had wrong imp

Fixed now returns a value -but wrong So reed to debug...

bills 2

Oh so it gives in tout

Should be 40kx40 -getting 0x2

1000000 10

So what is bit shift - ? not happing?
Oh heed BHLC
Now getting 20s

50 I am missing staff in program Only clicking on land 4 Check mask - moving correctly (Debroging is actually kinda easy) Is bitwise and right, Oh gress is DAF Oh reading it wrong - See their suggestion for loading arguments - at diff pts on stack - Since other staff pashed on in meanting - tre LP, BP - OK - I understand now 1 Passes test 1 Fails When Grew 6000 Actual 5678 is it coading stack correctly?
- 6 hould be according to this

It says x 1000 x 1000 15 5000 Sharld return 30 I don't see those values in test Not saving other regusters. Yeah need to do that It pulls from BP -so don't care about - this plling / paping seems silly --d better may diff subroutires hae diff régisters. (V) betting a bunch more tests But a is always clear at end - we do change it so don't when com Guer on 1303 2737 - Cows work else where 8331 - Now Lift error 94 (2

6 \$ 368 Want 11

2683 2065 returned Wo wanted U Is it candomizing test cases? It misses some cows Why is Da O though Is bulls it is correct Now A seems to be changing No is shifted Oh forgot SRAC on inner loop (1) A buch more test cases - Feels like 20 (I wish you could backup) 0x 3231 (etred 12 3303 hanted 1: hanted 12 that is edge case - from to score?

5)

Ox 1463

Ox 8344

Vanted 2

Ox 2737

Varied 2

Ox 2737

Varied 1

So matches twice

But I copied their algorithm

(an it or loop some time

But I copied their algorithm....

Can it or loop sometime

inner loop:

Shald be BF:


L no shald be tree

Oh break shald always exit?

Passes test

Stacks and Procedures

Lets see, before aoina to class.. I'd better look over my 6.004 notes... but I'll need to find my backpack first... that means I'll need to find the car... meaning, I'll need to remember where I parked it ... maybe it would help if I could remember where I was last night... um. I forget. what was I going to do...



Lab 5 due Thursday!

6004 - Fall 2011

Tac charged

nodified 10/24/11 11:24 Stacks&Procedures 1

Procedure Linkage: First Try

int fact(int n) if (n>0) return n*fact(n-1); else return 1: fact(4);

"Recursion" defined: a recursive definition is simply a recursive definition. fact(4) = 4*fact(3)fact(3) = 3*fact(2)fact(2) = 2*fact(1)fact(1) = 1*fact(0)fact(0) = 1

Proposed convention:

- pass arg in R1
- pass return addr in R28
- return result in RO
- questions:
 - · naras > 1?
 - · preserve reas?



Let's just use some registers. We've got

6.004 - Fall 2011

Stacks&Procedures 3

Where we left things last time...

```
int fact(int n)
    int r = 1:
    while (n>0) {
        r = r*n:
        n = n-1:
    return r;
```

fact(4);

Procedures & Functions

- Reusable code fragments that are called as needed
- Single "named" entry point
- Parameterizable
- Local state (variables)
- Upon completion control is transferred back to caller

Stacks&Procedures 2

Procedure Linkage: First Try

fact: int fact(int n) CMPLEC(r1,0,r0) if (n>0)BT (r0,else) return n*fact(n-1); MOVE (r1, r2) | save n SUBC (r2,1,r1) return 1; BR (fact, r28) MUL(r0,r2,r0) fact(3); BR (rtn) else: CMOVE(1.r0) JMP(r28, r31) Proposed convention: pass arg in R1 main: CMOVE (3, r1) pass return addr in R28 BR (fact (r28) · return result in RO · questions: · nargs > 1? · preserve reas? Need: O(n) storage locations!

6.004 - Fall 2011

6.004 - Fall 2011

need

Rothink all storage reeds

Revisiting Procedure's Storage Needs

Basic Overhead for Procedures/Functions:

· Arauments

f(x,y,z) or perhaps... sin(a+b)

· Return Address when returning to caller

· Results to be passed back to caller.

In Cit's the caller's job to evaluate its arguments as expressions, and pass their resulting values to the callee ... Thus, a variable name is just a simple case of an expression.

Temporary Storage:

intermediate results during expression evaluation. (a+b)*(c+d)

Local variables:

{ intx. v: ... x ... y ...;

Each of these is specific to a particular activation of a procedure; collectively, they may be viewed as the procedure's activation record.

6004 - Fall 2011

10/25

Stacks&Procedures 5

Insight (ca. 1960): We need a STACK!

Suppose we allocated a SCRATCH memory for holding temporary variables. We'd like for this memory to grow and shrink as needed. And, we'd like it to have an easy management policy.

One possibility is a

STACK

A last-in-first-out (LIFO) data structure.



Some interesting properties of stacks:

> · Low overhead: Allocation deallocation by simply adjusting a pointer.

- Basic PUSH, POP discipline: strong constraint on deallocation order.
- Discipline matches procedure call/return, block entry/exit, interrupts, etc.

Lives of Activation Records

```
int fact (int n)
 { if (n > 0) return n*fact(n-1);
   else return 1;
```

TIME fact(3) fact(3) fact(3) fact(3) fact(3) fact(3) fact(3) fact(2) fact(2) fact(2) fact(2) fact(2) fact(1) fact(1) fact(1) fact(0)

A procedure call creates a new activation record. Caller's record is preserved because we'll need it when call finally returns.

Return to previous activation record when procedure finishes, permanently discarding activation record created by call we are returning from.

6.004 - Fall 2011

10/25

Stacks&Procedures 6

take by block of meory for stack Stack Implementation

CONVENTIONS:


6.004 - Fall 2011

· Dedicate a register for the Stack

· Builds UP (towards higher addresses) on push

- · SP points to first UNUSED location: locations below SP are allocated (protected).
- · Discipline: can use stack at any time: but leave it as you found it!
- · Reserve a block of memory well away from our program and its data

We use only software conventions to implement our stack (many architectures dedicate hardware)



Other possible implementations include stacks that grow "down", SP points to top of stack, etc.

10/25

Stacks&Procedures &

10/25

Stack Management Macros

PUSH (RX): push Reg[x] onto stack

Reg[SP] = Reg[SP] + 4;Mem[Reg[SP]-4] = Reg[x]

ADDC(R29, 4, R29) ST(RX,-4,R29) While Stan

POP (RX): pop the value on the top of the stack into Reg[x]

Reg[x] = Mem[Reg[SP]-4]Rea[SP] = Rea[SP] - 4;

LD(R29, -4, RX) ADDC(R29,-4,R29)

ALLOCATE (k): reserve k WORDS of stack

Reg[SP] = Reg[SP] + 4*k

ADDC(R29,4*k,R29)

DEALLOCATE (k): release k WORDS of stack

Rea[SP] = Rea[SP] - 4*k

SUBC(R29,4*k,R29)

Fun with Stacks

We can squirrel away variables for later. For instance, the following code fragment can be inserted anywhere within a program.

| Argh!!! I'm out of registers Scotty!!

PUSH (RO) Frees up RO PUSH (R1) Frees up R1 LD (R31, dilithum xtals, R0)

LD (R31, seconds til explosion, R1)

suspense: SUBC(R1, 1, R1) BNE (R1, suspense, R31) ST(R0, warp engines, R31)

> POP (R1) Restores R1 POP (RO) | Restores RO

AND Stacks can also be used to solve other problems...

6.004 - Fall 2011

10/25

Stacks&Procedures 10

Datais

popped

off the

stack

in the opposite

order

that

itis

pushed on

Solving Procedure Linkage "Problems"

A reminder of our storage needs:

- 1) We need a way to pass arguments into procedures
- 2) Procedures need their own LOCAL variables
- 3) Procedures need to call other procedures
- 4) Procedures might call themselves (Recursion)

BUT FIRST, WE'LL COMMIT SOME MORE REGISTERS:

Base ptr, points into stack to the local pase of frame r27 = BP. variables of callee

Linkage ptr, return address to caller (Pt) and Col r28 = LP.

r29 = SP. Stack ptr, points to 1st unused word

PLAN: CALLER puts args on stack, calls via something like BR(CALLEE, LP)

leaving return address in LP.

ve noed to Mand ye Thy Stacks& Procedures 11 Gorse We


"Stack frames" as activation records

The CALLEE will use the stack for all of the following storage needs:

> 1.saving the RETURN ADDRESS back to the caller

2.saving the CALLER's base ptr


3. Creating its own local/ temp variables




In theory it's possible to use SP to access stack frame, but offsets will change due to PUSHs and POPs. For convenience we use BP so we can use constant offsets to find, e.g., the first argument.


6.004 - Fall 2011


6.004 - Fall 2011





Order of Arguments Why push args onto the stack in reverse order? arg n-1 1) It allows the BP to serve double duties when accessing the local frame - <BP>- 4*(j+3) argj To access kth local variable (k ≥ 0) ... LD(BP, k*4, rx) arg O - <BP>-12 old <LP> <BP>-8 ST(rx, k*4, BP) old <BP> - <BP>-4 To access j^{th} argument ($j \ge 0$): local O LD(BP, -4*(j+3), rx)- <BP> + 4*k local k ST(rx, -4*(j+3), BP) Q temps 2) The CALLEE can access the first few unused arguments without knowing how many arguments have been passed! Stacks&Procedures 14 6.004 - Fall 2011







10/25

Stacks&Procedures 17

6.004 - Fall 2011





Man vs. Machine

Here's a C program which was fed to the C compiler*. Can you generate code as good as it did?

```
int ack(int i, int j)
{
   if (i == 0) return j+j;
   if (j == 0) return i+1;
   return ack(i-1, ack(i, j-1));
}
```

* GCC Port courtesy of Cotton Seed, Pat LoPresti, & Mitch Berger; available on Athena:


Athena% attach 6.004 Athena% gcc-beta -S -O2 file.c

6.004 - Fall 2011

10/2

Tough Problems

1. NON-LOCAL variable access, particularly in nested procedure definitions.



Conventional solutions:

- · Environments, closures.
- "static links" in stack frames, pointing to frames of statically enclosing blocks. This allows a run-time discipline which correctly accesses variables in enclosing blocks.

BUT... enclosing block may no longer exist (as above!).

(C avoids this problem by outlawing nested procedure declarations!)

2. "Dangling References" - - -

6.004 - Fall 2011

10/25


Stacks&Procedures 21

Dangling References:

different strokes...

C and C++: real tools, real dangers.

"You get what you deserve". at you can do





- No "ADDRESS OF" operator: language restrictions forbid constructs which could lead to dangling references.
- Automatic storage management: garbage collectors, reference counting: local variables allocated from a "heap" rather than a stack.

"Safety" as a language/runtime property: guarantees against stray reads, writes.

- Tension: (manual) algorithm-specific optimization opportunites vs. simple, uniform, non-optimal storage management
- Tough language/compiler problem: abstractions, compiler technology that provides simple safety yet exploits efficiency of stack allocation.

Dangling References


Valuable

int *p; /* a pointer */
int h(x)
{
 int y = x*3;
 p = &y;
 return 37;
}
h(10);
print(*p);

What do we expect???


Randomness. Crashes. Smoke. Obscenities. Furious calls to Redmond, WA.

not and land in C 10/25



Stacks&Procedures 22

Next Time: Building a Beta



PUSH (LP) PUSH (BP) MOVE (SP. BP) PUSH (R1) PUSH (R2) (BP, -12, R2) LD (BP, -16, RO) SHLC (RO, 1, R1) BEQ (R2, L1) ADDC (R2, 1, R1) BEQ (R0, L1) SUBC (R2, 1, R1) SUBC (R0, 1, R0) PUSH (RO) PUSH (R2) BR (ack, LP) DEALLOCATE (2) MOVE (R1, R2) BR (L4) MOVE (R1, R0) POP (R2) POP (R1) POP (BP) POP (LP) JMP (LP)

6.004 - Fall 2011

10/25

Stacks&Procedures 24

6.004 - Fall 2011

Stacks&Procedures 23

Recitation Handat

Problem 1

JMP (LP)

```
int gcd(int a, int b) {
  if (a == b) return a;
  if (a > b) return gcd(a-b,b);
  return gcd(a,b-a);
}
gcd:
        PUSH (LP)
        PUSH (BP)
        MOVE (SP, BP)
                                           ???
        PUSH (R1)
                                                  0x00000594
        PUSH (R2)
                                                  0x00001234
        LD (BP, -12, RO)
LD (BP, -16, R1)
                                                  0x00000046
                                                  0x0000002A
        CMPEQ (RO, R1, R2)
                                                  0x000000E
        BT (R2, L1)
                                                  0x000001C
        CMPLE (R0, R1, R2)
                                                  0x00000594
        BT (R2, L2)
                                                  0x0000124C
                                            BP-->0x0000002A
        PUSH (R1)
        SUB (RO, R1, R2)
                                                  0x000000E
                                            SP-->0x00001254
        PUSH (R2)
        BR (gcd, LP)
                                                  0x000000E
        DEALLOCATE (2)
        BR (L1)
L2:
        SUB (R1, R0, R2)
        PUSH (R2)
        PUSH (RO)
        BR (gcd, LP)
        DEALLOCATE (2)
L1:
        POP (R2)
        POP (R1)
        MOVE (BP, SP)
        POP (BP)
        POP (LP)
```

Problem 3

```
int gcd(int x, int y)
                                         gcd:
                                                 PUSH (LP)
                                                 PUSH (BP)
   if (x == y) return x;
                                                 MOVE (SP, BP)
   if (y > x) y = y - x;
                                                 PUSH (R1)
   else x = x - y;
                                                 PUSH (R2)
                                                 LD (BP, -12, R1)
LD (BP, -16, R2)
   return gcd(x, y);
                                                 CMPEQ (R2, R1, R0)
                                                 BF (RO, ifxqty)
                                                 MOVE (R1, R0)
                                                 BR (done)
                                         ifxgty: CMPLE (R2, R1, R0)
                                                 BT (RO, else)
                                                 SUB (R2, R1, R2)
                                                 BR (call)
                                         else:
                                                 SUB (R1, R2, R1)
                                         call:
                                                  PUSH (R2)
                                                 PUSH (R1)
```

done:	POP	(R2)	
	POP	(R1)	
	POP	(BP)	
	POP	(LP)	
	JMP	(LP)	

BR (gcd, LP)
DEALLOCATE (2)

	<u>Mem</u> . Loc.	+0	+4	+8	+C
R0 = 0	0x00008000		24	0x800000B0	
R1 = 6	0x00008010			KOLDIZ A	
$R_2 = 3$	0x00008020				
• • • • • • • • • • • • • • • • • • • •	0x00008030		(5) 34		
$BP = 0 \times 000008058$	0x00008040				
LP = 0x80000068	0x00008050			\$80 876	
SP = 0x00008070	0x00008060			0x80000068	0x8058
*	0x00008070	0xc0ffee	0xcOffee	0xcOffee	0xcOffee

Chris said Opcodes changed Liedounload Bsim For totorial questions

Procedures

associated of each procedural call are some things

for a

most systems

Saved into the where to return

-our convention i callect saves

-must cestore register to original value

base of Frame pointer to stack Frage (also activation records)

Stack is best place to put it le l'is large gbbal space in memory

Another register points to let inved place
"Sp"

(an pish or pop

L'f yar pish, yar most pop it back off

Fancy programs control memory allocated for stack

Problem

int gcd (inta, intb) {

feture

3

Call i

BR (GROW) gcd, LP)

BEQ (R31, gcd, LP)

always
0, always
The PC to

happens

the PC to rotarn to (program counter +4)
"linkage pointor"

ga c remarker addresses increment by 4 increments SP by 4 Stores LP into -4 (SP) Thist you allocate Then you use it Tit you interest it don't want bad state exiti Push (BP) Move (SP, BP) Pop (RZ) Move (BP, SP Push (N) POP (BP) Aprish (RZ) Pop (LP) JMP (LP) order ne plan on using R1, RZ inside procedure not planing other trings 1-This is boilerplate - need to copy + past - (an't sup commuter for this - this is the sump overhead? (Non I see why we store cegisters - makes sense of stack and rearrision or interior function calls - if only 1 - perhaps less purpose
- but the computers always have one thing Calling another calling another, etc -heed to save their local variables - went size to gran only - So not X #s of registers

Stank is conceptibally so No fixed # of procedure calls Non body of methods if (x = = y) cells x(if x = = y) rels xEdetine F CMPEQ(R2, R1, RO) Need to load Olgo First 1) our old organits $= 8P \stackrel{here}{oby our} \qquad LO(BP, -12, R1) \mid X$ $= 6P \qquad LO(BP, -16, R2) \mid Y$

BF(Rd, if xgty)
Move (Rl, RO)
BR (exit)

return god (x,y) (LD(BP,-le,RD) =load y
PUSH (RO) LO (BD, -12), RO)
PUSH (RO) call't BEQ (R31, gcd, LP) Get ind (DEALLUCATE (2)
of Graments

L SUBC (SP, 8, SP) ve pt on earlier Twe are responsible for cemains The shiff ve holded

Why are we being so carefull deleting state?


- are doing some POPs before tinal restore

- must ceturn it as you fand it?

- or it will confised others

Problem 1 more things	
Problem 1 and 3 are what goes on gviz 3 Lfor the last 30 years	
Want morrory For BR(L1)	
-Same as BEQ(R31, L1, R31)	
OP RC RA Vord offset literal	
01110 1111 50007 73 F F (cent # instactions	
73 FF Count # instactions Note Duch in a marker - and to de	

Crib steet will be provided



6.00 pt 4

Updated BSin to 1.2.0 Redoing Qu #3

9820F800 D

P. Read Wing

77E1D02 ()

What did I have before?

Quiz

Chechat

Usually people go

Push R3

L

Pop | -> 3

Summary of B Instruction Formats

Operate Class:

31	26	25	21	20	16	15	11	10	0	
	10xxxx	R	c	R	a	R	b		unused]

Register	Symbol	Usage					
R31	R31	Always zero					
R30	XP	Exception pointer					
R29	SP	Stack pointer					
R28	LP	Linkage pointer					
R27	BP	Base of frame pointer					

OP(Ra,Rb,Rc):

 $Reg[Rc] \leftarrow Reg[Ra] \text{ op } Reg[Rb]$

Opcodes: ADD (plus), SUB (minus), MUL (multiply), DIV (divided by)

AND (bitwise and), OR (bitwise or), XOR (bitwise exclusive or), XNOR (bitwise exclusive nor), CMPEQ (equal), CMPLT (less than), CMPLE (less than or equal) [result = 1 if true, 0 if false] SHL (left shift), SHR (right shift w/o sign extension), SRA (right shift w/o sign extension)

31	26	25	21	20	16	15	0
	11xxxx	Rc		Ra	ì	literal (two's complement)	

 $OPC(Ra, literal, Rc): Reg[Rc] \leftarrow Reg[Ra] \text{ op } SEXT(literal)$

Opcodes: ADDC (plus), SUBC (minus), MULC (multiply), DIVC (divided by)

ANDC (bitwise and), ORC (bitwise or), XORC (bitwise exclusive or), XNORC (bitwise exclusive nor)

CMPEQC (equal), CMPLTC (less than), CMPLEC (less than or equal) [result = 1 if true, 0 if false]

SHLC (left shift), SHRC (right shift w/o sign extension), SRAC (right shift w/ sign extension)

Other:

31	26	25 21	20 16	15 0	
	01xxxx	Rc	Ra	literal (two's complement)	

LD(Ra,literal,Rc):

 $Reg[Rc] \leftarrow Mem[Reg[Ra] + SEXT(literal)]$

ST(Rc,literal,Ra): JMP(Ra,Rc): $Mem[Reg[Ra] + SEXT(literal)] \leftarrow Reg[Rc]$ $Reg[Rc] \leftarrow PC + 4; PC \leftarrow Reg[Ra]$

BEQ/BF(Ra,label,Rc):

Reg[Rc] \leftarrow PC + 4, FC \leftarrow Reg[Ra] Reg[Rc] \leftarrow PC + 4; if Reg[Ra] = 0 then PC \leftarrow PC + 4 + 4*SEXT(literal)

BNE/BT(Ra,label,Rc):


 $Reg[Rc] \leftarrow PC + 4$; if $Reg[Ra] \neq 0$ then $PC \leftarrow PC + 4 + 4*SEXT$ (literal)

LDR(label,Rc):

 $Reg[Rc] \leftarrow Mem[PC + 4 + 4*SEXT(literal)]$

Opcode Table: (*optional opcodes)

2:0				-				
5:3	000	001	010	011	100	101	110	111
000								
001								
010								
011	LD	ST		JMP	BEQ	BNE		LDR
100	ADD	SUB	MUL*	DIV*	CMPEQ	CMPLT	CMPLE	
101	AND	OR	XOR	XNOR	SHL	SHR	SRA	
110	ADDC	SUBC	MULC*	DIVC*	CMPEQC	CMPLTC	CMPLEC	
111	ANDC	ORC	XORC	XNORC	SHLC	SHRC	SRAC	



				1						
	OP	OPC	T.D	ST	JMP	BEQ	BNE	LDR	ILLOP	IRQ
ALUFN	F(op)	F(op)	A+B	A+B				A		
WERF	1	1	1	0	1	1	1	1	1	-1
BSEL	0	1	1	1						
WDSEL	1	1	2		0	0	0	2	0	0
WR	0	0	0	1	0	0	0	0	0	0
RA2SEL	0	1		1						
PCSEL	0	0	0	0	2	Z	~Z	0	3	4
ASEL	0	0	0	0				1		
WASEL	0	0	0		0	0	0	0	1	1

6.004 Reutation Quiz 3 Review

-all 3 quit questions always similar

- C program

- Stack trace

- instaution set

#2 C pragram strategy

See 2 orgs

Lat on steen

- ghalf see frame code

P - psh 2 crys

-BR (F,LP) -leallocate(2)

- Cun through program

- then easy to do proteguestions

be IT the address of the deallo cabe J Sared RI E callee saves

Some I'll marks in C program Lneed to figure ext line up C time to possy line int a = (xxy) 771 X O TO Y A00 SRAC 1 Clan see it leaves Can find values to registers X JRI A > B2

For loading arguments need BP-62

Y > (20)

L Remember leave in RO if (a = = 0) return y BEQ (R2, Jone) Topes to exit scarence -deconstruts stall Frame (I didn't study -but worked a bot w/ - Jon't need to fully do it - just a fen qu -and get ref material) else leturn ??? Lmust compute something of into R() lets look at Asy code SOB (RI, RZ, RI) LRI = RI - R2PUSH(N) (x-a mot be last agreent BR(f,LP) => f(y, x-a) Deallocate (2) tremove argments

(But still little things - like on jump store PC or PC+4) add (R2, R0, R0) Lso return is a + f (y, x-a) (So recusin) Now and the go YY (BR, f, p) First expand macro BEQ (131, +, LP) Ra Literal Rc

Opend Rc Ra Viteral Trom here to forest

read-street

5:3 2:10

There is a correct

50 20 00010100 Then complement [[0 10 1]) make regitive add 1 11101100 So final ans for literal 111 111 1110 11 00 Pad 3

If we senore Move at 22? So POP (RI) -> RI POP (RZ) - JRZ

t same thing so no change # Since all local variables have been remarked

(6) If you see a lable in midle of I might be for quiz, not for	no where Beta
Stack trace	
lot thing you do ! label purpos	se of each
old LP old BP	
Br -> &1 RZ	
Recursive, so reuse lable	
Walter In normal rested call - simil	la bt different
d) Augments for most recent	
y=3, X=1	
e) 0 x 2 34 is old BP -look up 220	

Sterman said I labeled correctly E) Original arguments 9) What is val in LP Duho was last person to put value into LA look of the program just cominy backly from coursire call instruction tollowing branch Lithe instruction of deallocate hon do ne know? look at other old UPs h) What is value in el We see in 21th old LP is BARDY so that is original call

SO BAD

8										
#:	3	(an				the				
			ingli	ticutions enented	currently each	7 All	i lagle	lives		
		ON.	JE A	W	16	bset	West			Pt 50(
N	lita	h	rest	bsel	hdse l	W	RaZsel	Pc sel	asel	wase
Swap		No	_	im possible						
Str	"A	"			and	1	1	0	1	
694		No	- 1	mpossible						
	M	e E								
							into (
			(ah	h - I	didn't	know w	ere to sto	vt		
				Stop +	- Think!		y Simple			
	11		T,	141	Lat	1/2/2	t. h.			

Str Try writing what values to be wet-not writing into register -> don't care wedsol 2 same -> don't are BGT Can't do
- Subtract to tell it 7
- but then can't test in the same instaction
- can only test 2 at RDI
- cald add one at a life
- is one - but not hooled up to control logic

All quieres protty Similar

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

6.004 Computation Structures

Fall 2009

Quiz #2: November 6, 2009

Name	Athena login na	me Score
<u>joilt i i i i i i i i i i i i i i i i i i </u>		
TA: Caitlin TA: Sandy	TA: Micah	TA: Sabrina
□ WF 10, 26-322 □ WF 11, 34-303	□ WF 12, 34-304	□ WF 1, 34-303
□ WF 11, 26-322 □ WF 12, 34-303	□ WF 1, 34-304	□ WF 2, 34-303
NOTE: There is reference material reprodu	ced on the backs of qu	uiz pages.
Problem 1 (5 points): Quickies-but-Trickies		
(A) A Super Turing Machine is like a Turi just one. Are there integer functions the	•	
STM computes more function	ons? Circle one: YE	S Can't tell NO
(B) Turing machine TM _i halts when given unbounded tape configurations for wh		
Halts on unbounded ta	pes? Circle one: YE	S Can't tell NO
(C) A beta program contains the line		
X: LDR(X, R0)		
After executing this instruction, is the	low-order bit of the va	alue loaded into R0 a one?
Low order R0 bit i	s 1? Circle one: YE	S Can't tell NO
(D) In a Beta assembly-language program,	the instruction	
MULC (R0, 2*3*4,		
	KI)	
is replaced by		
MULC (R0, 24, R1)	
Does the modification make the resulting	ng program smaller? R	tun faster?
Circle al	l that apply: Smalle	r Faster Neither

6.004 Fall 2009 - 1 of 4 - Quiz #3

Timing-critical Beta control signal:

(E) In a standard Beta implementation, suppose you could speed up the generation of a single control signal in order to increase the Beta's clock frequency. Which signal

would you choose to generate faster?

Problem 2. (13 points): Software Reverse Engineering

You are given the following listing of a C program and its translation to Beta assembly code:

```
PUSH(LP)
                                                         PUSH(BP)
int f(int x, int y) {
                                                         MOVE (SP, BP)
  int a = (x+y) >> 1;
                                                          PUSH(R1)
  if (a == 0) return y;
                                                          PUSH(R2)
  else return ???;
                                                         LD(BP,-12,R1)
}
                                                         LD(BP,-16,R0)
                                                         ADD(R0, R1, R2)
                                                          SRAC(R2, 1, R2)
                                                     xx: BEQ(R2, bye)
 (Recall that a >> b means a shifted b
                                                         SUB(R1, R2, R1)
  bits to the right, propagating – ie, preserving – sign)
                                                         PUSH(R1)
                                                         PUSH(R0)
                                                     yy: BR(f, LP)
                                                         DEALLOCATE(2)
                                                         ADD(R2, R0, R0)
                                                     bye:POP(R2)
                                                         POP(R1)
                                                         MOVE (BP, SP)
                                                         POP(BP)
                                                         POP(LP)
                                                         JMP(LP)
```

(A) (3 points) In the space below, fill in the binary value of the **BR** instruction stored at the location tagged 'yy:' in the above program.

(fill in missing 1s and 0s for instruction at yy:)

(B) (1 point) Suppose the MOVE instruction at the location tagged 'zz:' were eliminated from the above program. Would it continue to run correctly?

Still works fine? Circle one: YES ... NO

(C) (2 points) Give the missing expression designated by ??? in the C program above.

(Write missing C expression)

The procedure **f** is called from an external procedure and its execution is interrupted during a recursive call to **f**, just prior to the execution of the instruction tagged 'bye:'. The contents of a region of memory are shown to the left.

NB: All addresses and data values are shown in hex. The BP register contains 0x250, and SP contains 0x258, and R0 contains 0x5.

(D) (1 point) What are the arguments to the most recent active call to \mathbf{f} ?

	204:	CC		Most recent arguments (HEX): x=0x; y=0x
	208:	4		(E) (1 point) What value is at stored at location 0x234, shown as ??? in
	20C:	7		the listing to the left?
	210:	6	ON Y	Contents 0x234 (HEX): 0x
	214:	7	YM X	
	218:	E8	older	(F) (1 point) What are the arguments to the <i>original</i> call to f ?
	21C:	D4	OILLA	Original arguments (HEX): x=0x; y=0x
1/ -	220:	BAD	RI	(G) (1 point) What value is in the LP register?
86 -	224:	BABE	cand RZ	Contents of LP (HEX): 0x
	228:	1	X Y	Contents of LP (HEX): UX
	22C:	6	Mx	(H) (1 point) What value was in R1 at the time of the original call?
	230:	54	oldle	Contents of R1 (HEX): 0x
	234:	???	old BP	(I) (1 point) What value will be returned in R0 as the value of the
5/1 -	238:	1	RI	original call? [HINT: You can figure this out without getting the C
BP	23C:	6	R2	code right!].
	240:	3	Υ .	Value returned to original caller (HEX): 0x
	244:	1	X	
	248:	54	old LA	(J) (1 point) What is the hex address of the instruction tagged "yy:"?
	24C:	238	old BP	Address of yy (HEX): 0x
BP->	250:	3	RI	
	254:	3	Q2	
SP->	258:	-1	John	

Problem 3 [7 points]: Demanding a Better Beta

Marketing has asked for the following instructions to be added to an Extended Beta instruction set, for implementation on an *unpipelined* Beta.

```
SWAPR(Rx, Ry)
                                        // Swap register contents
  TMP \leftarrow Reg[Rx]
  Reg[Rx] \leftarrow Reg[Ry]
  Reg[Ry] \leftarrow TMP
 PC \leftarrow PC + 4
STR(Rx, C)
                                       // Store relative
  EA \leftarrow PC+4+4*SEXT(C)
 Mem[EA] \leftarrow Reg[Rx]
 PC \leftarrow PC + 4
BGT(Rx, Ry, C)
                                            // Branch if Greater
 EA \leftarrow PC+4+4*SEXT(C)
 If Reg[Rx] > Reg[Ry] then PC \leftarrow EA
 else PC \leftarrow PC + 4
```

The Marketing people don't care about details of instruction coding (e.g., which fields are used to encode Rx and Ry in the above descriptions), but want to know which if any of the above can be implemented as a single instruction in the existing Beta simply by changing the control ROM.

Your job is to decide which of the above instructions can be implemented on the existing Beta, making appropriate choices for Rx and Ry, and to specify control signals that implement those instructions. You may wish to refer to the Beta diagram included among the reference material on backs of pages of this quiz.

For each instruction either fill in the appropriate values for the control signals in the table below or put a line through the whole row if the instruction cannot be implemented using the existing unpipelined Beta datapath. Use "--" to indicate a "don't care" value for a control signal.

Instr	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL	ASEL	WASEL
SWAPR	z0 -(2	HUyyylo	zentih#				44	ble s	25 5
STR								()	100
BGT								18	3 87

(Complete the above table)

END OF QUIZ!

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

6.004 Computation Structures Fall 2009

Quiz #3: November 6, 2009

Name		Athena login no	ame Score
TA: Caitlin	TA: Sandy	TA: Micah	TA: Sabrina
☐ WF 10, 26-322	□ WF 11, 34-303	☐ WF 12, 34-304	☐ WF 1, 34-303
□ WF 11, 26-322	□ WF 12, 34-303	☐ WF 1, 34-304	☐ WF 2, 34-303

NOTE: There is reference material reproduced on the backs of quiz pages.

Problem 1 (5 points): Quickies-but-Trickies

(A) A Super Turing Machine is like a Turing Machine but has two infinite tapes rather than just one. Are there integer functions that are computable on an STM but not on a TM?

STM computes more functions? Circle one: YES ... Can't tell ... NO

(B) Turing machine TM_i halts when given bounded tape configuration k. Are there unbounded tape configurations for which TM_i will also halt?

Halts on unbounded tapes? Circle one: (YES) ... Can't tell ... NO

(C) A beta program contains the line

X: LDR (X, R0)

After executing this instruction, is the low-order bit of the value loaded into R0 a one?

Low order R0 bit is 1? Circle one: (YES) ... Can't tell ... NO

(D) In a Beta assembly-language program, the instruction

MULC (RO, 2*3*4, R1)

is replaced by

MULC (RO, 24, R1)

Does the modification make the resulting program smaller? Run faster?

Circle all that apply: Smaller ... Faster ... Neither

(E) In a standard Beta implementation, suppose you could speed up the generation of a single control signal in order to increase the Beta's clock frequency. Which signal would you choose to generate faster?

Timing-critical Beta control signal: ____RA2SEL

6.004 Fall 2009 - 1 of 4 - Quiz #3

Problem 2. (13 points): Software Reverse Engineering

You are given the following listing of a C program and its translation to Beta assembly code:

```
PUSH(BP)
                                                                    MOVE(SP, BP)
int f(int x, int y) {
                                                                    PUSH(R1)
  int a = (x+y) >> 1;
  if (a == 0) return y;
                                                                    PUSH(R2)
  else return ???;
                                                                    LD(BP, -12,R1)
                                                                    LD(BP, -16,R0)
                                                                    ADD(R0, R1, R2)
                                                                    SRAC(R2, 1, R2)
                                                               xx: BEQ(R2, bye)
                                                                    SUB(R1, R2, R1)
(Recall that a >> b means a shifted b
                                                                    PUSH(R1)
bits to the right, propagating - ie, preserving -- sign)
                                                                    PUSH(RO)
                                                               yy: BR(f, LP)
                                                                    DEALLOCATE(2)
                                                                    ADD(R2, R0, R0)
                                                               bye:POP(R2)
                                                                    POP(R1)
                                                               zz: MOVE(BP, SP)
                                                                    POP(BP)
                                                                   POP(LP)
                                                                    JMP(LP)
```

(A) (3 points) In the space below, fill in the binary value of the BR instruction stored at the location tagged 'yy:' in the above program.



(fill in missing 1s and 0s for instruction at yy:)

(B) (I point) Suppose the MOVE instruction at the location tagged 'zz:' were eliminated from the above program. Would it continue to run correctly?

Still works fine? Circle one: YES ... NO

(C) (2 points) Give the missing expression designated by ??? in the C program above.

a + f(y, x-a)

(Write missing C expression)

6.004 Fall 2009

- 2 of 4 -

Quiz #3

The procedure \mathbf{f} is called from an external procedure and its execution is interrupted during a recursive call to £, just prior to the execution of the instruction tagged 'bye:'. The contents of a region of memory are shown to the left.

NB: All addresses and data values are shown in hex. The BP register contains 0x250, and SP contains 0x258, and R0 contains 0x5.

(D) (1 point) What are the arguments to the most recent active call to £?			
Most recent arguments (HEX): $x=0x_1$; $y=0x_3$	cc	004	
	CC	204:	
(E) (1 point) What value is at stored at location 0x234, shown as ??? in the listing to the left?	4	208:	
	7	20C:	
Contents 0x234 (HEX): 0x_220	6	210:	
	7	214:	
(F) (1 point) What are the arguments to the original call to £?	E8	218:	
Original arguments (HEX): $x=0x_{_{_{_{_{_{_{_{_{_{_{_{_{_{_{_{_{_{_{$	D4	21C:	
(G) (1 point) What value is in the LP register?	BAD	220:	
Contents of LP (HEX): 0x 54		224:	
Contents of LP (HEX): UX	1	228:	
(H) (1 point) What value was in R1 at the time of the original call?			
RAD	6	22C:	
Contents of R1 (HEX): 0x BAD	54	230:	
(I) (I point) What value will be returned in R0 as the value of the	355	234:	
original call? [HINT: You can figure this out without getting the C code right!].	1	238:	
	6	23C:	
Value returned to original caller (HEX): 0x E (= 5 + 3	3	240:	
The state of the s	1	244:	
(J) (1 point) What is the hex address of the instruction tagged "yy:"?	54	248:	
Address of yy (HEX): 0x_50	238	24C:	
	3		BP->
	3	254:	
	-1		CD >
	-1	258:	SP->

Quiz #3 6.004 Fall 2009 - 3 of 4 -

Problem 3 [7 points]: Demanding a Better Beta

Marketing has asked for the following instructions to be added to an Extended Beta instruction set, for implementation on an unpipelined Beta.

```
SWAPR(Rx, Ry)
                                     // Swap register contents
  TMP \leftarrow Reg[Rx]
  Reg[Rx] \leftarrow Reg[Ry]
  Reg[Ry] \leftarrow TMP
  PC \leftarrow PC + 4
                                    // Store relative
STR(Rx, C)
  EA \leftarrow PC+4+4*SEXT(C)
  Mem[EA] \leftarrow Reg[Rx]
  PC \leftarrow PC + 4
                                         // Branch if Greater
BGT(Rx, Ry, C)
  EA \leftarrow PC+4+4*SEXT(C)
  If Reg[Rx] > Reg[Ry] then PC ← EA
  else PC ← PC + 4
```

The Marketing people don't care about details of instruction coding (e.g., which fields are used to encode Rx and Ry in the above descriptions), but want to know which if any of the above can be implemented as a single instruction in the existing Beta simply by changing the control ROM.

Your job is to decide which of the above instructions can be implemented on the existing Beta, making appropriate choices for Rx and Ry, and to specify control signals that implement those instructions. You may wish to refer to the Beta diagram included among the reference material on backs of pages of this quiz.

For each instruction either fill in the appropriate values for the control signals in the table below or put a line through the whole row if the instruction cannot be implemented using the existing unpipelined Beta datapath. Use "--" to indicate a "don't care" value for a control signal.

	Instr	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL	ASEL	WASEL
8	SWAPR	090,300,000				10001708		SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS		
	STR	Α	0			1	1	0	1	
	BGT		Al property							Open part of the last

(Complete the above table)

END OF QUIZ!

- 4 of 4 -Quiz #3 6.004 Fall 2009

6.004 Tepic

Programability

FSMS

i input

5 state

Need ROM Zits wards, (Ots) bits

Zits

Zits

2 (ors) 2 its possible FSMs

Can dexibe program as FSM Must be finite # of Steps

Turing Machine

Solves on problem of FSM
Dably on tape
Finite alphapet
out — write
move

tlas Starting State, halt state
Sive a name to tape and machine
$\gamma = M T_{i} \left[\chi \right]$
It comptable - can wild we Tring machine
f(x) = f(x) = f(x)
Some things not computable
The whon a for will halt
Universal turing machine
$U(k,i) = T_k i i 7$
machine Tupe
le encodes a program
I encodes input data Tu interperts program
10 interperts program
i - s [Tu] Tyli]
Compilers better Than William soul

Compilers bette than billing ner her each time

Designing an Instruction Set (Shipped class)
De sign data Path to compute valve
Rewrite as steps - break up in parts &
Write values needed at each part
* Diogramability lets you couse parts
Want 1. A good ant of storage
2. A good # of operations
3. Ability to goerate new programs + execute
Von Neumann
inpt/ () [PV] () Main Memory
1. /a / avea B a 11 1 beca

We have B archiuticature
Ens reging Choices
Tradeoffs
Unifornity
Complexity

(Not writiting parts of Beta - are on cheat
LD (ra, const, cc)
Mem Reg (Ra) + sxt (l) > Reg [Rc] St (rc, cont, ra) Real Do) me [Do (D) = 11 (1)
Reo[Rc] > Mem[Rey(Ra) + sixt (c)] Memory
Register
Access methods
Absolutee —constant
Indirect - Reg [Ra]
Displacement - Reglad + sxt(c)
Need loops So need to brack
DO NEED 12 DOMAN

sheet)

BEQ(ra, label, rc) Branh if ra = 0	
Offset = lable - (aldress BEQ)/4-1	*Element &
If trying to Figure at FSMs - try it!	
From reading recitation - anything about halting load enabled registers	g doesn 4 work
Moore SM - output only depends on current st	ent state
ML, Assemblers, Compilers	
Interesters - single program which min behavior of easseil machine	W(C5
- Sometimes several layers of - at an fine	

Compilers translate to hader to program - 64 Closer to madrile UASM - (e. 004 assembles a = next address to be filled $^{\prime\prime}$ \times $^{\prime\prime}$ \times \times \times \times Macro instructions -Short hand - some are 71 - need to see which BR() always branch RIBR (Label, RC) Store pranch from +4 in RC (all(Lable) = BEQ (R31, label, CP) Prsh, pop are Z instructions (is higher level lung 2 combiled Arrays stored - calc offset Ministe

Lwhile (expr) LOOP BF (1x, Lend while) comple BR (L While) Lend while i Optimize i more store, loads at of loops K-bit (egister out

Memory

WE TAWARDOR Stre 2 A.L.

CILL The out

TK-bit registers stacked on to p of

Rdl is always 0 Long() shorter < (have not studied hope they don't ash) Pre-un States -not really in here Long() Splits into byte Sized churchs Registers R31 () R30 XP exception R29 SP Stack R28 LP linh BP base of frame R27 Allocate + Deallocate are 1 Instiction each Standark Prolage Push (LP)) from old pragram Push (BP) Nove (SP, BP) Allo cate (lk) Espace For locals about this onem) push legs to store

St ander d Epilogue (pop registers used in pracedure) Mare (BP, SP) Edeallocates space for locals POP (BP) POP(LP) JMP(LP) Bitwise NOT $-\chi$ Shiff ALG discontill multiply by 27 dwide by 2 n ARRS and counting to - 00 Logical Left -same Right - insert o intoted of copying MSB 77 CL are logical shifty

-revsable code Fragments
- packaged p

If put data on stack

Push args on in reverse order

To access both local variable by y

ith argument - y: (j+3)

Realt left in RU

Recrusion - craw up stack to scarch

Belling the Beta trade off performance / piece MIPS = MHZ Clock Frea Clocks per instructions Incremental featurem to kild Multiport Reg #tille -read 2 at once - Write Reading maintains value till next clah edge PC to determine step point Gots instruction from nemory JMP instructions Exceptions -leston land exception vector

Exceptions
-lepton (nad exception vector
-save PC+4 into Q30 (xp)
(superison but not covered much)

Review Lab 5 Qu

8HX 11/4

Remember

a op(sa,sb, sc)
op
sare

OR is bitulise Shift

But where are instructions stored in memory

Starts 000 here - but is that always time!

W 1st

Look at bulls t cons Which has checkett landed in

5000 BR (I-Reset)
5004 BR (I-Illor
0008 BR (I-Illor
0008 BR (I-UL)
5012 PR (1 Lbd)
1000 Halt (1

Then others defined below

(50 how do we know on griz?

20

Remember assempler steps - converts lables to memory locations
UT (Think I pretty much got it - it was not unsuity of wrong
program)

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

6.004 Computation Structures Spring 2010

Quiz #3: April 9, 2010

Name		Athena login no	ame Scot	re
TA, Kayin	TA. Erica	TA. Calmina	TAINGAL	in the state of th
TA: Kevin ☐ WF 10, 34-303	TA: Erica □ WF 12, 34-302	TA: Sabrina ☐ WF 1, 34-301	TA: Nicole ☐ WF 2, 34-302	I Land
□ WF 11, 34-303	□ WF 1, 34-302	□ WF 2, 34-301	□ WF 3, 34-302	
NOTE: there is refe	rence material on the rev	erse sides of quiz pa	ges.	W 251
Problem 1 (5 points)	: Quickies-but-Trickies			
	t a universal Turing Machines there a universal FSM that			Turing
Doe	es there exist a universal FS	M? Circle one: YI	ES Can't tell	(NO)
	1 if Obama is president du utable function?	ring any portion of th	e year Y , and 0 oth	erwise.
	F computa	ble? Circle one: (§1)	ES Can't tell	NO why
(C) A beta prog	ram contains the line X: BR (X)	The shows	· i · · · · · · · · · · · · · · · · · ·	why
What value	is in the lower 16 bits (liter			
the spirit is	Low 16 bi	ts of BR instruction	at X: 0x	2 start a
			F	FFF 12
instruction,	Beta assembly-language pr a line containing LONG(0 n-time error?			on-time
	Circle one: Trans	lation Error Ru		No Error
	rd Beta implementation, su ol signal in order to increas			

would you choose to generate faster?

Timing-critical Beta control signal:

(Mcis			
Strategy			
put orgs	Problem 2. (12 points): Software Detective	f:	PUSH(LP) PUSH(BP)
on stack	You are given the following listing of a C program and its translation to	mm:	MOVE(SP, BP)
Dave	Beta assembly code:		PUSH(R2) / 5a~L LD(BP, -16, R0) 4
BR(f,LP)		уу:	LD(BP, -12, R1) \times BEQ(R1, \times) ι $f \times = 0$ SUBC(R1, 1, R2) ι
	t f(int x, int y) { nt a = x-1, b = x+y; f (x == 0) return y;	Con	ADD (RO, R1, R1) X+y=1
Ocalinate () 1:	f (x == 0) return y; eturn f(a, ???);	zz:	PUSH(R2) Save X/A BR(f, LP) DEALLOCATE(2)
1	eturn f(a, ???); X= RI=rew Y (In through program a= 12=rew X	22.	LD(BP, -16, R1) ADD(R1, R0, R0)
1 /	f(a, x)	WW:	PUSH(R0) PUSH(R2)
OLLD	(et	ν. ××:	BR(f, LP) DEALLOCATE(2) POP(R2)
Lared al tof	402 July Restroid to Rest and and a 2000 House in the first	el g	POP(R1) POP(BP)
Swed er	(L	24	POP(LP) JMP(LP)
5	1111/00	00	
	(A) (2 points) In the space below, fill in the binary value of the L the location tagged 'yy:' in the above program.	D instructi	on stored at
April 100	CD was Rc -4027 -12		
	7 hon do -12 a	1 (() ()	complement ad 1
100	(fill in missing 1s and 0	•	()
	(D) (1 maint) Summers the MOVE instruction at the location to acc	d 'mm.'	1000
more is	(B) (1 point) Suppose the MOVE instruction at the location tagger eliminated from the above program. Would it continue to run		
more is a macro I	Still works fine? Circle one: WES	S) Can'	t tell NO
not write	- WILL SING DE-01 - [1]	local (javiables remark
	(C) (2 points) Give the missing expression designated by ??? in t	ne C progr	am above. (hy not wei)
	do they want (etern $f(a, x)$ (write expression) / + $f(a,b)$	e missing (C expression)
	entire expression / + f (a,b)		
	6.004 Spring 2010 - Sepas like - 2 of 2 - Toh weld	full out	Quiz #3
-5	shall have some through whole thing		- r Fi v www. t

Stark Detective

The procedure \mathbf{f} is called from location 0xFC and its execution is interrupted during a recursive call to \mathbf{f} , just prior to the execution of the instruction tagged ' $\mathbf{x}\mathbf{x}$:'. The contents of a region of memory, including the stack, are shown to the left.

NB: All addresses and data values are shown in hex. The BP register contains 0x494, and SP contains 0x49C.

		448:	2		(D) (1 point) What are the arguments to the <i>most recent</i> active call
		44C:	4		to f ?
		450:	7	V /	Most recent arguments (HEX): $x=0x$ $(y=0)$
		454:	3	X	(E) (1 point) What value is stored at location 0x478 , shown as ???
		458:	2		in the listing to the left?
	6 -	45C: 460:	10 D4	1) 00	1. Contents 0x478 (HEX): 0x 4 4
~ ^	D			Saved & 2	
BP	>	464: 468:	3 4	Saved RI	(F) (1 point) What are the arguments to the <i>original</i> call to f ?
		46C:	<u>*</u> _ 5	7	Original arguments (HEX): $x=0x_{\frac{1}{2}}$; $y=0x_{\frac{1}{2}}$
		470:	1	X	(G) (1 point) What value is in the LP register?
		474:	50	oldle	Contents of LP (HEX): 0x
		478:	333	oldBp	P.D 101 A. 200
		47C:	5	saredul	(H) (1 point) What value was in R1 at the time of the original call?
		480:	1	s ared Rp1	Contents of R1 (HEX): 0x / be
		484:	В	Y	(I) (1 point) What value is in R0?
		488:	0	χ	Value currently in R0 (HEX): 0x
		48C:	70	oldLP	
		490:	47C	old BA	(J) (1 point) What is the hex address of the instruction tagged
	BP-	>494:	5	saed RI	"ww:"?
		498:	0	Sared Ral	Address of ww (HEX): 0x
	SP-	>49C:			We're not at start
					(on calc relative offset
					Oh 2 bracles
					On 2 bracles Court up Fran 50
					controp trans
				ing 2010	** Rember tabel points to thre Quiz#3 Branch points to next line
		6.0	004 Spr	ring 2010	-3 of 3 - Quiz #3
				/	when bowls to wext line

Problem 3 (8 Points): Beta control signals

Following is an incomplete table listing control signals for several instructions on an unpipelined Beta. You may wish to consult Beta diagram and instruction set summary attached for your reference on the reverse side of exam pages.

The operations listed include two existing instructions and three proposed additions to the Beta instruction set:

$$\begin{array}{c} LDX(Ra,Rb,Rc) & \text{$//$ Load, double indexed} \\ EA \leftarrow Reg[Ra] + Reg[Rb] \\ Reg[Rc] \leftarrow Mem[EA] \\ PC \leftarrow PC + 4 \end{array}$$

$$\begin{array}{ccc} \text{MVZC}(\text{Ra, literal, Rc}) & \text{// Move constant if zero} \\ & \text{If Reg}[\text{Ra}] == 0 \text{ then Reg}[\text{Rc}] \leftarrow \text{SXT}(\text{literal}) \\ & \text{PC} \leftarrow \text{PC} + 4 \end{array}$$

In the following table, -- represents a "don't care" or unspecified value; **Z** is the value (0 or 1) output by the 32-input NOR in the unpipelined Beta diagram. Your job is to complete the table, by filling in each unshaded entry. In each case, enter an opcode, a value, an expression, or -- as appropriate.

Chart is a pain -still

Instr	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL	ASEL	WASEL
JAP		331) 123 1		0	0		2		0
BEQ		1		0	0		Z		0
LDX	AtB	1	(2	0	0	0	0	0
MV 20	В	Z	1	1	0		0	11 <u>11 1</u>	0
STR	A	0	ate Y	19A	2/3	4	0	1	

(Complete the above table)

So here all were possible

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

6.004 Computation Structures Spring 2010

Quiz #3: April 9, 2010

Name Solutions		Athena login n	ame Score
TA: Kevin	TA: Erica	TA: Sabrina	TA: Nicole
☐ WF 10, 34-303	□ WF 12, 34-302	□ WF 1, 34-301	☐ WF 2, 34-302
□ WF 11, 34-303	□ WF 1, 34-302	□ WF 2, 34-301	☐ WF 3, 34-302

NOTE: there is reference material on the reverse sides of quiz pages.

Problem 1 (5 points): Quickies-but-Trickies

(A) We saw that a universal Turing Machine can emulate the behavior of any other Turing machine. Is there a universal FSM that can emulate any other FSM?

Does there exist a universal FSM? Circle one: YES ... Can't tell ... NO

(B) Let F(Y) be 1 if Obama is president during any portion of the year Y, and 0 otherwise. Is F a computable function?

F computable? Circle one YES .. Can't tell ... NO

(C) A beta program contains the line

X: BR(X)

What value is in the lower 16 bits (literal field) of the BR instruction? Answer in hex.

Low 16 bits of BR instruction at X: 0x

(D) (I point) A Beta assembly-language program contains, as the first executable instruction, a line containing LONG(0xFFFFFFFF). Will this cause a translation-time error? A run-time error?

Circle one: Translation Error ... (Runtime error)... No Error

(E) In a standard Beta implementation, suppose you could speed up the generation of a single control signal in order to increase the Beta's clock frequency. Which signal would you choose to generate faster?

Timing-critical Beta control signal: RA2SEL

Quiz #3

ter?

```
PUSH(LP)
  Problem 2. (12 points): Software Detective
                                                                            PUSH(BP)
                                                                            MOVE (SP. BP)
                                                                            PUSH(R1)
  You are given the following listing of a C program and its translation to
                                                                            PUSH(R2)
  Beta assembly code:
                                                                            LD(BP, -16, R0)
                                                                            LD(BP. -12, R1)
                                                                            BEQ(R1, xx)
                                                                            SUBC(R1, 1, R2)
                                                                            ADD(R0, R1, R1)
int f(int x, int y) {
                                                                            PUSH(R1)
int a = x-1, b = x+y;
                                                                            PUSH(R2)
if (x == 0) return y;
                                                                            BR(f, LP)
return f(a, ???);
                                                                           DEALLOCATE(2)
                                                                            LD(BP, -16, R1)
                                                                            ADD(R1, R0, R0)
                                                                            PUSH(RO)
                                                                   ww: 64 PUSH(R2)
                                                                        6C BR(f. LP)
                                                                        70 DEALLOCATE(2)
                                                                            POP(R2)
                                                                   xx:
                                                                            POP(R1)
                                                                            POP(BP)
                                                                            POP(LP)
```

(A) (2 points) In the space below, fill in the binary value of the LD instruction stored at the location tagged 'yy: ' in the above program.

(fill in missing 1s and 0s for instruction at yy:)

(B) (1 point) Suppose the MOVE instruction at the location tagged 'mm:' were eliminated from the above program. Would it continue to run correctly?

Still works fine? Circle one: YES ... Can't tell .. NO

(C) (2 points) Give the missing expression designated by ??? in the C program above.

$$Y + f(a, b)$$

(Write missing C expression)

6.004 Spring 2010 - 1 of 4 -

6.004 Spring 2010

- 2 of 4 -

Quiz #3

JMP(LP)

The procedure \mathbf{f} is called from location 0xFC and its execution is interrupted during a recursive call to f, just prior to the execution of the instruction tagged 'xx:'. The contents of a region of memory, including the stack, are shown to the left.

NB: All addresses and data values are shown in hex. The BP register contains 0x494, and SP contains 0x49C.

(D) (1 point) What are the arguments to the most recent active call		2	448:
to f?		4	44C:
Most recent arguments (HEX): $x=0x_0$; $y=0x_1$		7	450:
	У	3	454:
(E) (1 point) What value is stored at location 0x478, shown as ??? in the listing to the left?	×	2	458:
1. Contents 0x478 (HEX): 0x_464	O LP	100	45C:
1. Contents 0x476 (HEA): 0x	BP	D4	460:
(F) (1 point) What are the arguments to the <i>original</i> call to £?	R1	3	464:
	R2	4	468:
Original arguments (HEX): $x=0x_2$; $y=0x_3$	У	5	46C:
(G) (1 point) What value is in the LP register?	×	1	470:
Contents of LP (HEX): 0x 70	LP	50	474:
(H) (1 point) What value was in R1 at the time of the original call?	BP	333	478:
	R1	5	47C:
Contents of R1 (HEX): 0x 3	R2	1	480:
(I) (1 point) What value is in R0?	Y	В	484:
Value currently in R0 (HEX): 0x B	×	0	488:
The State of	LP	70	48C:
(J) (1 point) What is the hex address of the instruction tagged	BP	47C	490:
"ww:"?	R1	5	BP->494:
Address of ww (HEX): 0x 64	R2	0	498:
			SP->49C:

Problem 3 (8 Points): Beta control signals

Following is an incomplete table listing control signals for several instructions on an unpipelined Beta. You may wish to consult Beta diagram and instruction set summary attached for your reference on the reverse side of exam pages.

The operations listed include two existing instructions and three proposed additions to the Beta instruction set:

In the following table, -- represents a "don't care" or unspecified value; Z is the value (0 or 1) output by the 32-input NOR in the unpipelined Beta diagram. Your job is to complete the table, by filling in each unshaded entry. In each case, enter an opcode, a value, an expression, or -- as appropriate.

Instr	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL	ASEL	WASEL
JMP		1		0	0		2		0
BEQ		1		0	0	_	z		0
LDX	A+B	1	0	2	0	0	0	0	0
MVZC	В	Z	ı	1	0		0		0
STR	Α	0			1	1	0	1	-

(Complete the above table)

End of Quiz!

1	
2	<u>/</u> 11
3	<u>/</u> 8
4	<u>/</u> 7
11/1	/ 30

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

6.004 Computation Structures Fall 2010

Quiz #3: November 5, 2010

Name		Athena login name	Score
□ WF 10 □ V	Quentin, 34-303 VF 11	TA: Sabrina, 34-304	TA: Steve, 34-303
□ WF 11 □ V	VF 12	□ WF 1	□ WF 2
Note: There is reference mate quiz pages.		use in solving problems on	this quiz, on the backs of
Problem 1 (4 points): Wish I'	d stayed awake d	luring that lecture	
For each of the following state	ments, indicate w	hether the statement is	. Pagan
TRUE: proven fact; of ACCEPTED: unprove UNKNOWN: neither FALSE: known to be	en but generally a proven nor dispre		
(A) A Universal Turing Ma		te every well-defined intege	r function. D UNKNOWN FALS
(B) Every well-defined int possibly be built is con		can be computed by any dig Turing machine.	
	Circle o	ne:TRUE ACCEPTE	D UNKNOWN FALS
(C) Bertrand Russell is the			, we posen
	Circle o	ne: TRUE ACCEPTE	D UNKNOWN FALS
(D) In mathematics, there proven.	are statements tha	t are both well-defined and t	rue, but which cannot be
	Circle o	ne: TRUE ACCEPTE	D UNKNOWN KALS
		Mate price floor	Contridiction
	100	- Visagico horo	

6.004 Fall 2010

- 1 of 6 -

Quiz #3

	f:	PUSH(LP) PUSH(BP)
Problem 2 (11 points): Reverse Engineering a Mystery Function You've been commissioned by a government agency to reverse-engineer a mysterious procedure found on the disk of a Beta system used by a cyber-terrorist cell. You've given an incomplete copy of the C source language for the function f (shown below), as well as its complete		MOVE (SP, BP) ALLOCATE (1) Clase Speed PUSH (R1) Cool local LD (BP, -12, R0) X Variable ANDC (R0, 5, R1) Q=
translation to Beta assembly code shown to the right: // Mystery function:	xx:	BEQ(RO, bye) R(a) has
<pre>int f(int x) { int a = x & 5; // bitwise AND if (x == 0) return 0;</pre>		SUBC(RO, 1, RO) X= X-/ PUSH(RO) Pot on stack BR(f, LP) (all funding DEALLOCATE(1) LD(BP, 0, R1) () Bright A ADD(R1, RO, RO) Bright A POP(R1) Comme MOVE(BP, SP) POP(BP)
		POP(LP) RO= X (etund) JMP(LP)
(A) (2 points) Give the missing expression shown in the C code as "??	????"	
(etan at f(x-1) Write	C expre	ssion for ????? above
(B) (1 point) Is the value of the local variable a stored in the stack fra give its offset relative to the contents of BP ; otherwise, write "Non-		e Beta program? If so,

Offset of a, or None:

(C) (3 points) Give the 32-bit binary translation of the BR instruction tagged yy::

(Fill in 1s and 0s above)

FO (N), F, LP)

6.004 Fall 2010

-2 of 6- (reld f points) (relative from before)

Problem 2 (continued	
13C: 7 140: 7 144: 5C 148: D4 14C: 5 150: 3 154: 6	The function f is called from an external main program, and the machine is halted when a recursive call to f is about to execute the BEQ instruction tagged xx :. The BP register of the halted machine contains 0x174 , and the hex contents of a region of memory location are shown to the left. (D) (1 point) What is the value in SP ?
158: A4 15C; 14C	
160: 4 164: 5	HEX contents of SP: 0x
168: 5	and the management of the second state of the second secon
16C: A4 170: 160	(E) (1 point) What is the value stored in the local variable a in the current stack frame?
BP->174: 5	
178: 4	HEX value of a: 0x
(F) (1 point) Wha	at is the address of the BR instruction that made the original call to f from the external main program?
	Address of BR for original call: 0x
(G) (1 point) What	at value is currently in the PC ?
	HEX contents of PC: 0x
The summer intern w	orking for you, after looking at the assembly code for f , argues that the cyber-

The summer intern working for you, after looking at the assembly code for **f**, argues that the cyberterrorist group that wrote this code isn't very clever. He argues that one could simply delete four instructions from the assembly-language program -- an **LD**, an **ST**, an **ALLOCATE**, and a **MOVE** -- and the program would continue to work as before (but faster and using less space).

(H) (1 point) Is he right? Can one in fact delete four lines of code as described and still have a working program?

Can one optimize by deleting 4 such lines? Circle one: YES ... NO

Problem 3 (8 points): A Better Beta

Marketing has decided that the next model Beta needs several additional instructions, and has called you in as a consultant to decide, in each case, whether

- (i) the instruction can be implemented simply as a macro, whose body contains a **single** existing Beta instruction that performs the indicated operation;
- (ii) the instruction can be implemented using the existing data paths, a new opcode and appropriate control signal generation to the Beta's control ROM; or
- (iii) the instruction cannot be implemented without changes to the Beta's data paths.

For each of the following proposed new instructions, you are to determine whether it can be translated (using a macro) to a single existing instruction, and, if so, to write the equivalent assembly language instruction. If it can't be translated to an existing instruction, you must determine whether it can be implemented as a new opcode using existing Beta data paths (including your ALU from Lab 3), and, if so, to specify appropriate control signals for that opcode. If neither implementation strategy will implement the indicated operation, circle NONE and give a brief (several-word) explanation.

The Beta implementation you are given is precisely that shown in lecture; its diagram, control signals, and instruction set are given for reference on the backs of pages of this quiz. Note that the ALU is the one you implemented in Lab 3, although it lacks the optional multiplier.

(A) (2 points) An instruction that swaps the contents of two registers, in a single clock cycle:

$$\begin{array}{ll} \textbf{SWAPR}(\textbf{Rx},\textbf{Ry}) & \text{// Swap register contents} \\ \textbf{TMP} \leftarrow \textbf{Reg}[\textbf{Rx}] & \\ \textbf{Reg}[\textbf{Rx}] \leftarrow \textbf{Reg}[\textbf{Ry}] & \\ \textbf{Reg}[\textbf{Ry}] \leftarrow \textbf{TMP} & \\ \textbf{PC} \leftarrow \textbf{PC} + 4 & \\ \end{array}$$

Best implementation strategy, or None (circle one): ... macro ... new opcode ... NONE

If macro, write equivalent assembly-language instruction; if NONE, give brief explanation:

if new opcode, fill in control signals here:

Instr	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL	ASEL	WASEL
SWAPR									
127 8	7 pare sig	(1) Per	di gansi	distance.	i svior	tigal base had			

Problem 3 (continued):

(B) (2 points) An instruction that negates the two's-complement integer in Rx:

NEG(Rx, Ry)
Reg[Ry]
$$\leftarrow$$
 - Reg[Rx]
PC \leftarrow PC + 4

Best implementation strategy, or None (circle one): ... macro ... new opcode ... NONE

// two's complement negate

If macro, write equivalent assembly-language instruction; if NONE, give brief explanation:

if new opcode, fill in control signals here:

Instr	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL	ASEL	WASEL
NEG							2.310.52(1980.03)		
		in year				full its	J		

(C) (2 points) A PC-relative Store instruction:

STR(Rx, C)

// Store relative

 $EA \leftarrow PC+4+4*SEXT(C)$

 $Mem[EA] \leftarrow Reg[Rx]$

 $PC \leftarrow PC + 4$

Best implementation strategy, or None (circle one): ... macro ... new opcode ... NONE

If macro, write equivalent assembly-language instruction; if NONE, give brief explanation:

if new opcode, fill in control signals here:

Instr	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL	ASEL	WASEL
STR				H-10121-075-07101-0					

(D) (2 points) An instruction that computes bitwise
$$\overline{A} \cdot B$$
, for A in Rx and B in Ry.

BITCLR(Rx, Ry, Rz)

// clear selected bits:

 $Reg[Rz] \leftarrow \sim Reg[Rx] \& Reg[Ry]$ // (AND Ry with complement of Rx)

 $PC \leftarrow PC + 4$

Best implementation strategy, or None (circle one): ... macro ... new opcode ... NONE If macro, write equivalent assembly-language instruction; if NONE, give brief explanation:

if new opcode, fill in control signals here:

Instr	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL	ASEL	WASEL
BITCLR									
				100	1.7.4				141.53

Problem 4 (7 points): Cache Management

Four otherwise identical Beta systems have slightly different cache configurations. Each cache has a total of 8 lines each caching a single 32-bit data word, and caches both instruction and data fetches. However, the caches differ in their associativity as follows:

Cache C1: Direct mapped, 8-word cache.

Cache C2: 2-way set associative (4 sets of 2 lines), LRU replacement.

Cache C3: Fully associative, LRU replacement.

Your task is to answer questions about the performance, measured by hit ratio, of these cache designs on the following tiny benchmarks. Note that each benchmark involves instruction fetches starting at location 0 and data accesses in the neighborhood of location 1024 (= 2^{10}).

(A) (1 point) Which benchmark yields the best hit ratio with cache C1?

```
(circle one): B0 ... B1 ... B2 ... B3 ... B4
```

(B) (2 points) Select the value that best approximates the hit ratio with cache C1 on Benchmark B1.

(C) (2 points) Which cache yields the best hit ratio with benchmark **B3**?

```
(circle one): C1 ... C2 ... C3
```

(D) (2 points) Which cache, if any, yields a hit ratio of zero (0%) with benchmark B4?

1	1 4
2	<u>/</u> 11
3	/ 8
4	<u>/</u> 7
	/ 30

DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

6.004 Computation Structures Fall 2010

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

Quiz #3: November 5, 2010

Name Q3a Solu	tions	Athena login name	Score
TA: Caitlin, 26-322 WF 10 WF 11	TA: Quentin, 34-303 WF 11 WF 12	TA: Sabrina, 34-304 WF 12 WF 1	TA: Steve, 34-303

Note: There is reference material, of possible use in solving problems on this quiz, on the backs of quiz pages.

Problem 1 (4 points): Wish I'd stayed awake during that lecture ...

For each of the following statements, indicate whether the statement is

TRUE: proven fact; or

ACCEPTED: unproven but generally accepted as true; or

UNKNOWN: neither proven nor disproven; or

FALSE: known to be untrue.

(A) A Universal Turing Machine can compute every well-defined integer function.

(B) Every well-defined integer function that can be computed by any digital computer that could possibly be built is computable by some Turing machine.

(C) Bertrand Russell is the Pope.

(D) In mathematics, there are statements that are both well-defined and true, but which cannot be proven.

```
PUSH(BP)
                                                                   MOVE (SP, BP)
                                                                   ALLOCATE(1)
Problem 2 (11 points): Reverse Engineering a Mystery Function
                                                                   PUSH(R1)
You've been commissioned by a government agency to reverse-engineer
a mysterious procedure found on the disk of a Beta system used by a
                                                                   LD(BP, -12, RO)
cyber-terrorist cell. You've given an incomplete copy of the C source
                                                                   ANDC(RO, 5, R1)
language for the function f (shown to the right), as well as its complete
                                                                   ST(R1, 0, BP)
translation to Beta assembly code shown below:
                                                             xx: BEQ(RO, bye)
// Mystery function:
                                                                   SUBC(R0, 1, R0)
int f(int x) {
                                                                   PUSH(RO)
  int a = x & 5;
                                                             yy: BR(f, LP)
  if (x == 0) return 0;
                                                                   DEALLOCATE (1)
  else return ?????;
                                                                   LD(BP, 0, R1)
                                                                   ADD(R1, R0, R0)
                                                             bye: POP(R1)
Note: you may wish to refer to reference material on the backs
                                                                   MOVE (BP, SP)
of quiz pages.
                                                                   POP(BP)
```

(A) (2 points) Give the missing expression shown in the C code as "?????"

a + f(x-1)

Write C expression for ????? above

POP(LP) JMP(LP)

f:

PUSH(LP)

(B) (1 point) Is the value of the local variable a stored in the stack frame of the Beta program? If so, give its offset relative to the contents of BP; otherwise, write "None":

```
Offset of a, or None:
```

(C) (3 points) Give the 32-bit binary translation of the BR instruction tagged yy::

- 2 of 6 -

(fill in 1s and 0s above)

6.004 Fall 2010 - 1 of 6 -

Quiz #3

6.004 Fall 2010

Quiz #3

Problem 2 (continued)

The function \mathbf{f} is called from an external main program, and the machine is halted when a recursive call to \mathbf{f} is	7	13C:
	7	140:
about to execute the BEQ instruction tagged xx:. The	5C	144:
BP register of the halted machine contains 0x174, and	D4	148:
the hex contents of a region of memory location are shown	5	14C:
to the left.	3	150:
(D) (1 point) What is the value in SP?	6	154:
(b) (1 point) What is the value in bi	A4	158:
17C	14C	15C;
HEX contents of SP: 0x	4	160:
	5	164:
(F) (1 - i-a) What is the value stored in the local	5	168:
(E) (1 point) What is the value stored in the local variable a in the current stack frame?	A4	16C:
variable a in the current stack frame:	160	170:
5	5	BP->174:
HEX value of a: 0x	4	178:

(F) (1 point) What is the address of the BR instruction that made the original call to f from the external main program?

Address of BR for original call: 0x

(G) (1 point) What value is currently in the PC?

6.004 Fall 2010

HEX contents of PC: 0x

The summer intern working for you, after looking at the assembly code for f, argues that the cyberterrorist group that wrote this code isn't very clever. He argues that one could simply delete four instructions from the assembly-language program -- an LD, an ST, an ALLOCATE, and a MOVE -- and the program would continue to work as before (but faster and using less space).

(H) (1 point) Is he right? Can one in fact delete four lines of code as described and still have a working program?

- 3 of 6 -

Can one optimize by deleting 4 such lines? Circle one: (YES)

Quiz #3

Problem 3 (8 points): A Better Beta

Marketing has decided that the next model Beta needs several additional instructions, and has called you in as a consultant to decided, in each case, whether

- (i) the instruction can be implemented simply as a macro, whose body contains a single existing Beta instruction that performs the indicated operation;
- (ii) the instruction can be implemented using the existing data paths, a new opcode and appropriate control signal generation to the Beta's control ROM; or
- (iii) the instruction cannot be implemented without changes to the Beta's data paths.

For each of the following proposed new instructions, you are to determine whether it can be translated (using a macro) to a single existing instruction, and, if so, to write the equivalent assembly language instruction. If it can't be translated to an existing instruction, you must determine whether it can be implemented as a new opcode using existing Beta data paths (including your ALU from Lab 3), and, if so, to specify appropriate control signals for that opcode. If neither implementation strategy will implement the indicated operation, circle NONE and give a brief (several-word) explanation.

The Beta implementation you are given is precisely that shown in lecture; its diagram, control signals, and instruction set are given for reference on the backs of pages of this quiz. Note that the ALU is the one you implemented in Lab 3, although it lacks the optional multiplier.

(A) (2 points) An instruction that swaps the contents of two registers, in a single clock cycle;

// Swap register contents SWAPR(Rx, Ry) $TMP \leftarrow Reg[Rx]$ $Reg[Rx] \leftarrow Reg[Ry]$ $Reg[Ry] \leftarrow TMP$ $PC \leftarrow PC + 4$

Best implementation strategy, or None (circle one): ... macro ... new opcode ...(NONE)

If macro, write equivalent assembly-language instruction; if NONE, give brief explanation: Needs 2 writes to RF in single cycle

if new opcode, fill in control signals here:

Instr	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL	ASEL	WASEL
SWAPR									

Quiz #3 6.004 Fall 2010 - 4 of 6 -

Problem 3 (continued):

(B) (2 points) An instruction that negates the two's-complement integer in Rx:

$$\begin{aligned}
&\text{NEG}(Rx, Ry) \\
&\text{Reg}[Ry] \leftarrow - \text{Reg}[Rx] \\
&\text{PC} \leftarrow \text{PC} + 4
\end{aligned}$$

Best implementation strategy, or None (circle one): ... macro ... new opcode ... NONE

// two's complement negate

If macro, write equivalent assembly-language instruction; if NONE, give brief explanation: SUB(R31, Rx, Ry)

if new opcode, fill in control signals here:

Instr	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL	ASEL	WASEL
NEG									

(C) (2 points) A PC-relative Store instruction:

$$\begin{array}{ll} STR(Rx,C) & \textit{// Store relative} \\ EA \leftarrow PC+4+4*SEXT(C) & \\ Mem[EA] \leftarrow Reg[Rx] \\ PC \leftarrow PC+4 & \end{array}$$

Best implementation strategy, or None (circle one): ... macronew opcode... NONE

If macro, write equivalent assembly-language instruction; if NONE, give brief explanation:

if new opcode, fill in control signals here:

Instr	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL	ASEL	WASEL
STR	Α	0			1	1	0	1	

(D) (2 points) An instruction that computes bitwise $A \cdot B$, for A in Rx and B in Ry. BITCLR(Rx, Ry, Rz) // clear selected bits:

$$Reg[Rz] - Reg[Rx] & Reg[Ry]$$
 // (AND Ry with complement of Rx)
PC - PC + 4

Best implementation strategy, or None (circle one): ... macro ...(new opcode)... NONE

If macro, write equivalent assembly-language instruction; if NONE, give brief explanation:

if new opcode, fill in control signals here:

Instr	ALUFN	WERF	BSEL	WDSEL	WR	RA2SEL	PCSEL	ASEL	WASEL
BITCLR	ĀB	1	0	1	0	0	0	0	0

6.004 Fall 2010 - 5 of 6 - Quiz #3

Problem 2 (7 points): Cache Management

Four otherwise identical Beta systems have slightly different cache configurations. Each cache has a total of 8 lines each caching a single 32-bit data word, and caches both instruction and data fetches. However, the caches differ in their associativity as follows:

Cache C1: Direct mapped, 8-word cache.

Cache C2: 2-way set associative (4 sets of 2 lines), LRU replacement.

Cache C3: Fully associative, LRU replacement.

Your task is to answer questions about the performance, measured by hit ratio, of these cache designs on the following tiny benchmarks. Note that each benchmark involves instruction fetches starting at location 0 and data accesses in the neighborhood of location 1024 (= 2^{10}).

(A) (1 point) Which benchmark yields the best hit ratio with cache C1?

(B) (2 points) Select the value that best approximates the hit ratio with cache C1 on Benchmark B1.

(C) (2 points) Which cache yields the best hit ratio with benchmark B3?

(D) (2 points) Which cache, if any, yields a hit ratio of zero (0%) with benchmark B4?

6.004 Fall 2010 -6 of 6- Quiz #3

Think I pulled it together

- interstood paragram

-did Stack detective

- now quite a puzzk - took me ve while

Some quickies likely wrong

And pahaps to 2 state detective things

What was qu?

- Oh the add instactions

- Think did ok on that